2010 International Conference on Field Programmable Logic and Applications 2010
DOI: 10.1109/fpl.2010.65
|View full text |Cite
|
Sign up to set email alerts
|

Rapid Application Development on Multi-processor Reconfigurable Systems

Abstract: Abstract-Considering the ability to perform multi-processor architecture systems on FPGA, partial reconguration is an opportunity to improve weak soft-core performances by specializing coprocessors according to context-dependent application needs. But at the application level, there is a need for straightforward programming models that allow applications to be easily mapped on an ad hoc architecture without tedious rewriting, while at the same time ensuring efcient production code. In this paper we describe tw… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
7
0

Year Published

2013
2013
2018
2018

Publication Types

Select...
4
3
1

Relationship

1
7

Authors

Journals

citations
Cited by 10 publications
(7 citation statements)
references
References 6 publications
0
7
0
Order By: Relevance
“…Regarding design infrastructures, an architectural proposal [22] provides a slot-based organization of a reconfigurable hardware as well as an elaborate communication framework with good reconfiguration support. In [37], an adaptive system is implemented on FPGA by means of a programming model and environment for the development of reconfigurable multiprocessor architectures.…”
Section: Related Workmentioning
confidence: 99%
“…Regarding design infrastructures, an architectural proposal [22] provides a slot-based organization of a reconfigurable hardware as well as an elaborate communication framework with good reconfiguration support. In [37], an adaptive system is implemented on FPGA by means of a programming model and environment for the development of reconfigurable multiprocessor architectures.…”
Section: Related Workmentioning
confidence: 99%
“…Ye, et al, [12] discuss that how to recover feeble performances of soft core by specializing coprocessors for better performance by implementing multi-processor architecture system on field-programmable gate array (FPGA). Author mentioned that for this method we need Clear-cut programming models at the application level which will easily map applications and will provide an efficient code production without rewriting.…”
Section: Literature Reviewmentioning
confidence: 99%
“…So, to address area, power and performance trade-offs, a solution is to decide when and how a running application has to be accelerated. In (Ye et al, 2010), authors aim at optimizing multi-processor architecture through HW resources reconfiguration according to variable applications' needs in terms of standard functions. In fact, authors have noticed a prominent use of common standard functions in embedded systems such as video/image processing and data encryption.…”
Section: Dynamic Hardware Reconfiguration As a Key Adaptation Featurementioning
confidence: 99%
“…Online performance eval. (Ye et al, 2010 and transitions between them. Thus, they proposed a reconfiguration approach with non-predefined set of possible configurations by capturing them using mode structure concept.…”
Section: Software-level Adaptation Modelingmentioning
confidence: 99%