Speedam 2010 2010
DOI: 10.1109/speedam.2010.5542034
|View full text |Cite
|
Sign up to set email alerts
|

Real time simulation of a FPGA based space vector PWM controller

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
5
0

Year Published

2011
2011
2021
2021

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 10 publications
(5 citation statements)
references
References 4 publications
0
5
0
Order By: Relevance
“…For these operation modes, there are some methods that can be applied in order to maintain the correct SVPWM operation. In this research work it is used the method proposed in [9]. Therefore, the following voltage components are computed first:…”
Section: Fig 3 Times and Pulses For Each Phasementioning
confidence: 99%
See 2 more Smart Citations
“…For these operation modes, there are some methods that can be applied in order to maintain the correct SVPWM operation. In this research work it is used the method proposed in [9]. Therefore, the following voltage components are computed first:…”
Section: Fig 3 Times and Pulses For Each Phasementioning
confidence: 99%
“…Following the calculation proposed in [9] Table 2 and Table 3 depict the time calculation for linear modulation and overmodulation modes respectively.…”
Section: Fig 3 Times and Pulses For Each Phasementioning
confidence: 99%
See 1 more Smart Citation
“…[5,6]. The SVPWM techniques are realized on FPGA, which provides enormous advantages over other hardware works, like Higher switching frequency capabilities, simple hardware with rapid prototyping, maintaining the synchronization between timing and logic modules, provides lesser harmonic content, and better DC utilization [7][8][9]. The SVPWM technique without using trigonometric functions improves the area resources to the multilevel converter for controlling the drive control peripherals [10].…”
Section: Introductionmentioning
confidence: 99%
“…The logical blocks are designed with the help of logical operations, combinational, and sequential circuits. The FPGA is user friendly, avoids the high NRE cost, inflexibilities, and development cycles than the conventional ASIC approach [6][7][8][9].…”
Section: Introductionmentioning
confidence: 99%