Realization of Efficient High Throughput Buffering Policies for Network on Chip Router

Abstract

Abstract-The communication between processing elements is suffering challenges due to power, area and latency. Temporary flit storage during communication consumes the maximum power of the whole power consumption of the chip. The majority of current NoCs consume a high amount of power and area for router buffers only. Removing buffers and virtual channels (VCs) significantly simplifies router design and reduces the power dissipation by a considerable amount. The buffering scheme used in virtual channeling in a networkon-chip based router plays a significant role in determining the performance of the whole network-onchip based mesh. Elastic buffer (EB) flow control is a simple control logic in the channels to use pipeline flipflops (FFs) as storage locations. With the use of elastic buffers, input buffers are no longer required hence leading to a simplified router design. In this paper properties of buffers are studied with a test microarchitecture router for several packet injection rates given at an input port. The prime contribution of this article is the evaluation of various forms of the elastic buffers for throughput, FPGA resource utilization, average power consumed, and the maximum speed offered. The article also gives a comparison with some available buffering policies against throughput. The paper presents the synthesis and implementation on FPGA platforms. The work will help NoC designers in suitable simple router implementation for their FPGA design. The implementation targets Virtex5 FPGA and Stratix III device family.

Interconnect Network on Chip Topology in Multi-core Processors: A Comparative Study

“…In Ex (Execute Stage) the functional units process the task and store its result back into a record file. Finally, the commit stage retires instructions from the ROB in program order [20][21][22][23][24]. This processing flowchart is comparative to the one designed by the SimpleScalar tool set [8].…”

Elastic buffer evaluation for link pipelining under process variation

“…There is no mature comparison between various elastic designs and elastic handshaking protocols in terms of performance. Moreover, none of the studies does explore performance with new technology challenges under process variation [18].…”