2022
DOI: 10.21203/rs.3.rs-1328791/v1
|View full text |Cite
Preprint
|
Sign up to set email alerts
|

Reconfigurable Compute-In-Memory on Field-Programmable Ferroelectric Diodes

Abstract: The deluge of sensors and data generating devices has driven a paradigm shift in modern computing from arithmetic-logic centric to data centric processing. At a hardware level, this presents an urgent need to integrate dense, high-performance and low-power memory units with Si logic-processor units. However, data-heavy problems such as search and pattern matching also require paradigm changing innovations at the circuit and architecture level to enable compute in memory (CIM) operations. CIM architectures that… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
3

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 29 publications
0
3
0
Order By: Relevance
“…[ 10 ] These attributes are expected to benefit the on/off current ratio and memory window for NVM devices. [ 11 ] Ferroelectric switching was recently reported in sub‐100 nm thick films deposited below 400 °C on platinized silicon wafers [10b,c,12] . These studies suggest that (Al,Sc)N is a promising material for ferroelectric memories, and the low deposition temperatures make these materials compatible with the integration of (Al,Sc)N‐embedded NVMs directly into modern CMOS‐BEOL processes.…”
Section: Introductionmentioning
confidence: 98%
“…[ 10 ] These attributes are expected to benefit the on/off current ratio and memory window for NVM devices. [ 11 ] Ferroelectric switching was recently reported in sub‐100 nm thick films deposited below 400 °C on platinized silicon wafers [10b,c,12] . These studies suggest that (Al,Sc)N is a promising material for ferroelectric memories, and the low deposition temperatures make these materials compatible with the integration of (Al,Sc)N‐embedded NVMs directly into modern CMOS‐BEOL processes.…”
Section: Introductionmentioning
confidence: 98%
“…[40][41][42][43][44][45][46][47][48] In this regard, a few memristor demonstrations based on ScAlN have been reported, yet the ScAlN layer employed are thick (>20 nm) which causes high operation voltages and potentially scalability problems. [49][50][51][52] Moreover, the ferroelectric synaptic weight update as well as precise VMM operation and image processing in ultrathin ScAlN has remained elusive.…”
Section: Introductionmentioning
confidence: 99%
“…50 The large leakage current causes problems in the ferroelectric extraction/measurement methodologies, such as the two-frequency technique and pulse-up/pulse-down strategy, which are harnessed to minimize the leakage currents. 51,52 Moreover, the trade-off between decreasing leakage current, and simultaneously, minimizing thin-film thickness represents an impediment to fulfilling the promise of FEM. 53 Hence, clarification of possible origin of the high leakage current is needed.…”
Section: Resultsmentioning
confidence: 99%