17th IEEE Real-Time Systems Symposium
DOI: 10.1109/real.1996.563702
|View full text |Cite
|
Sign up to set email alerts
|

Reducing the number of clock variables of timed automata

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
74
0
1

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 84 publications
(75 citation statements)
references
References 9 publications
0
74
0
1
Order By: Relevance
“…Note that clock inactivity in a state can be encoded implicitly by the fact that in all paths emanating from the state, the clock is reset to zero before being tested [DY96]. The use of signals is motivated by our application domain and replicating our results to event-based semantics is left as an exercise.…”
Section: Acceptance Conditionsmentioning
confidence: 99%
“…Note that clock inactivity in a state can be encoded implicitly by the fact that in all paths emanating from the state, the clock is reset to zero before being tested [DY96]. The use of signals is motivated by our application domain and replicating our results to event-based semantics is left as an exercise.…”
Section: Acceptance Conditionsmentioning
confidence: 99%
“…The data under the title "No partial order" were obtained by our implementation setting all transitions dependent. They are results in principle in the same basic algorithm used by UppAal, but our implementation is lacking abstraction techniques like [8], which explains the largely superior results obtained by UppAal. The potential of the reduction can thus be seen by comparing the figures with and without "partial order" reduction.…”
Section: Experiments and Conclusionmentioning
confidence: 99%
“…Despite the theoretical limits (for a PSPACE complete problem), great effort has been invested into the optimization of the symbolic approach (see e.g. [8,4,7,2]). …”
Section: Introductionmentioning
confidence: 99%
“…Finally we could also restrict the removal of the two previous methods to the active diagonal constraints in the current control location, following the idea proposed for clocks by Daws and Yovine in [DY96], and generalized in [BBFL03]. Note that all these methods induce a complexity blow-up even if there is no falsepositive execution.…”
Section: Systematic Removal Of Diagonal Constraintsmentioning
confidence: 99%