2010
DOI: 10.1063/1.3499363
|View full text |Cite
|
Sign up to set email alerts
|

Reduction of gate hysteresis above ambient temperature via ambipolar pulsed gate sweeps in carbon nanotube field effect transistors for sensor applications

Abstract: Articles you may be interested inRelationship between carbon nanotube density and hysteresis characteristics of carbon nanotube random network-channel field effect transistors J. Appl. Phys. 107, 094501 (2010); 10.1063/1.3402971High-performance, hysteresis-free carbon nanotube field-effect transistors via directed assembly

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

2
20
0

Year Published

2012
2012
2023
2023

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 23 publications
(22 citation statements)
references
References 17 publications
2
20
0
Order By: Relevance
“…3a, the hysteresis of a composite-TFT of L ¼ 20 mm is almost completely eliminated using the AP method, confirming that the OH À -induced excessive carriers during the positive V g pulse are immediately removed by the subsequent negative pulse. All our devices operating in the percolation regime show hysteresis behaviour consistent with the previous work on CNN-TFTs [34][35][36][37] . In sharp contrast, the AP method causes little difference from the continuous sweeping regarding the hysteresis behaviour of longchannel devices (L ¼ 1,000 mm) (Fig.…”
Section: Resultssupporting
confidence: 76%
“…3a, the hysteresis of a composite-TFT of L ¼ 20 mm is almost completely eliminated using the AP method, confirming that the OH À -induced excessive carriers during the positive V g pulse are immediately removed by the subsequent negative pulse. All our devices operating in the percolation regime show hysteresis behaviour consistent with the previous work on CNN-TFTs [34][35][36][37] . In sharp contrast, the AP method causes little difference from the continuous sweeping regarding the hysteresis behaviour of longchannel devices (L ¼ 1,000 mm) (Fig.…”
Section: Resultssupporting
confidence: 76%
“…For high V DS , however, the hysteresis starts to appear again in the pulsed opposing sweep as the charge capture and emission mechanism is dominant here which is not symmetrical. c) Fast pulsed DC sweep: A more suitable approach to remove the effect of the traps on the transistor response during a measurement sweep is to measure in pulsed mode with pulse widths which are much shorter than the time constants of the traps and a very low duty cycle [17] [18] [11] [19]. This can be seen in the right plot of Fig.…”
Section: Experimental Observationsmentioning
confidence: 99%
“…In addition, suspended carbon nanotube channels have also been found to be very effective in preventing direct contact between external charges on the substrate and the SWNT surface 18. Other methods include the employment of graphene electrodes with few interface trap charges,13 the control of the gate sweep rate,12 the short‐pulsed gate bias, and thermal annealing 19. Reflecting how an increase in the gate‐voltage sweep leads to more‐prominent hysteresis, operation of a SWNT transistor under a low voltage can reduce hysteresis if combined with high‐ k dielectrics20, 21 or an ionic‐electrolyte gate insulator 22, 23…”
Section: Introductionmentioning
confidence: 99%