2017
DOI: 10.1007/s13198-017-0584-x
|View full text |Cite
|
Sign up to set email alerts
|

Reliable flight computer for sounding rocket with dual redundancy: design and implementation based on COTS parts

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
5
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
3
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(5 citation statements)
references
References 15 publications
0
5
0
Order By: Relevance
“…TMR is a hardware/software solution widely used in the onboard computer (OBC) present in aerospace systems such as satellites, spacecraft, and aircraft. Besides, the additional hardware required, another disadvantage of TMR is its large memory overhead [ 11 ]—three times the real capacity is required for redundancy. TMR can be employed to meet the reliability and safety requirements needed in critical systems.…”
Section: Introductionmentioning
confidence: 99%
“…TMR is a hardware/software solution widely used in the onboard computer (OBC) present in aerospace systems such as satellites, spacecraft, and aircraft. Besides, the additional hardware required, another disadvantage of TMR is its large memory overhead [ 11 ]—three times the real capacity is required for redundancy. TMR can be employed to meet the reliability and safety requirements needed in critical systems.…”
Section: Introductionmentioning
confidence: 99%
“…When this switch mechanism fails, the system is converted into a nonredundant system. Kahe 12 presented the design and implementation of a dual-redundant reliable flight computer based on commercial off-the-shelf (COTS) components. Zhang et al 13 proposed a method to realize the reliable and accurate dynamic feed-forward control of a spray-painting robot for airplane wings with large workspace and time-varying dynamics.…”
Section: Introductionmentioning
confidence: 99%
“…Average availability levels of 99.999% have been observed for NonStop servers [2]. In [3,4], the abundant on-chip processor cores are exploited for redundant hardware in transaction processing, which provides native support for error detection and recovery against soft errors. Their experimental evaluations confirm the effectiveness of the proposed redundant architecture in achieving low cost reliable computing against soft errors with moderate performance, area and power overheads.…”
Section: Introduction *mentioning
confidence: 99%
“…In case of Xilinx radiation-tolerant FPGAs, all single-event phenomena are taken into account either through the www.IJRRS.com radiation-tolerant manufacturing and processing steps or through TMR technique. Authors in paper [18,4] evaluate the efficiency and performance of a dual-core lockstep ARM for fault-tolerance running FreeRTOS applications. The method was implemented on a dualcore ARM microcontroller embedded into the Zynq-7000 FPGA.…”
Section: Introduction *mentioning
confidence: 99%
See 1 more Smart Citation