Multi‐Processor System‐on‐Chip 1 2021
DOI: 10.1002/9781119818298.ch7
|View full text |Cite
|
Sign up to set email alerts
|

Removing Load/Store Helpers in Dynamic Binary Translation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 13 publications
0
1
0
Order By: Relevance
“…Indeed, they occur so rarely that forcing them to end a Tb induces an insignificant slowdown. On the contrary, memory accesses occur very often and might represent from 30% to 50% of the instruction mix in some actual workloads [11,15]. Using the same strategy as previously might incur too much of a slowdown for a negligible accuracy gain, but this needs to be checked, and it will be in Section 6.…”
Section: Error In Counting Instructions and How To Mitigate Itmentioning
confidence: 99%
“…Indeed, they occur so rarely that forcing them to end a Tb induces an insignificant slowdown. On the contrary, memory accesses occur very often and might represent from 30% to 50% of the instruction mix in some actual workloads [11,15]. Using the same strategy as previously might incur too much of a slowdown for a negligible accuracy gain, but this needs to be checked, and it will be in Section 6.…”
Section: Error In Counting Instructions and How To Mitigate Itmentioning
confidence: 99%