Requirements for Power Hardware-in-the-Loop Emulation of Distribution Grid Challenges

Hubschneider, Sebastian; Kochanneck, Sebastian; Bohnet, Bernd; Suriyah, Michael; Mauser, Ingo; Schmeck, Hartmut; Braun, Michael

doi:10.1109/upec.2018.8541851

Cited by 14 publications

(6 citation statements)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Moreover, in the PHIL research field, literature has mainly focused on the stability and accuracy of the entire simulated system with so-called hardware and software interfacing methods [17]. These interfacing methods aim to make the PHIL tests compatible with a wide range of SDCs by sufficiently adding either physical [18] or virtual impedance [19] between the SDC and power amplifiers.…”

Section: B Literature Review and Identified Research Gapmentioning

confidence: 99%

“…If this ratio is not maintained, the SDC converter harmonic spectrum resulting from PWM switching will differ from the FSC, leading to higher converter voltage and current distortion when scaled to represent the FSC [11]. Based on these assumptions, the dc link voltage of the SDC is calculated as in (17) and the same is used for generating the power capability curve in Fig. 3b.…”

Section: A Theoretical Derivation Of Power Capability Curvesmentioning

confidence: 99%

“…7. It is important to remember here that per unit capability curves are obtained without violating (17), which is the fundamental step in achieving the harmonic invariance with scaling of an SDC to an FSC, as mentioned in [11]. In Fig.…”

Section: Challenge With Scaling An Sdc To Emulate An Fscmentioning

confidence: 99%

See 2 more Smart Citations

A Physics-Informed Scaling Method for Power Electronic Converters in Power Hardware-in-the-Loop Test Beds

Banda,

Mota,

Tedeschi

2024

IEEE Open J. Ind. Applicat.

View full text Add to dashboard Cite

Power hardware-in-the-loop (PHIL) is a modern experimental technique that allows emulation of a full-scale converter (FSC) with the combination of a scaled-down converter (SDC), power amplifier, and real-time simulator, thus enabling the study of real-time interactions of power electronics with large power systems. However, assembling an accurate scaled-down replica of an FSC with off-the-shelf laboratory SDCs is practically impossible due to a mismatch in per unit losses, as well as in the impedance of the L/LC/LCL filter. Consequently, the scaled-up power flow capability of SDCs differs from FSCs, restricting emulation to smaller regions of the four quadrants than those corresponding to the FSCs nominal active and reactive capacity. These PHIL test beds cannot be used to emulate FSCs demanding bidirectional active and reactive power flow. Any scaling method on SDCs, emulating the entire operation of FSCs, demands underutilisation of SDCs, reducing the advantages of PHIL tests. This paper, therefore, proposes a physics-informed scaling method that exploits power capability curves to emulate FSCs in all four quadrants of operation. This method is independent of SDC topology, filter type, and interfacing methods. A visual identification of the semiconductor device constraints bounding the emulation is also presented, utilizing the physics of converter control. A theoretical analysis of the proposed method is presented, followed by validation with MATLAB simulations and experimental tests using a 50 kVA SDC.

show abstract

Section: B Literature Review and Identified Research Gapmentioning

confidence: 99%

Section: A Theoretical Derivation Of Power Capability Curvesmentioning

confidence: 99%

See 1 more Smart Citation

A Physics-Informed Scaling Method for Power Electronic Converters in Power Hardware-in-the-Loop Test Beds

Banda,

Mota,

Tedeschi

2024

IEEE Open J. Ind. Applicat.

View full text Add to dashboard Cite

show abstract

Section: A Theoretical Derivation Of Power Capability Curvesmentioning

confidence: 99%

A Physics-Informed Scaling Method for Power Electronic Converters in Power Hardware-in-the-Loop Test Beds

Banda,

Mota,

Tedeschi

2023

Preprint

View full text Add to dashboard Cite

<p>Manuscript submitted to the IEEE Industry Applications Society’s Open Journal of Industry Applications on September 2023.</p> <p>Abstract: Power hardware-in-the-loop (PHIL) is a modern experimental technique that allows emulation of a full-scale converter (FSC) with the combination of a scaled-down converter (SDC), power amplifier, and real-time simulator, thus enabling the study of real-time interactions of power electronics with large power systems. However, assembling an accurate scaled-down replica of an FSC with off-the-shelf laboratory SDCs is practically impossible due to a mismatch in per unit losses, as well as in the impedance of the L/LC/LCL filter. Consequently, the scaled-up power flow capability of SDCs differs from FSCs, restricting emulation to smaller regions of the four quadrants than those corresponding to the FSCs nominal active and reactive capacity. These PHIL test beds cannot be used to emulate FSCs demanding bidirectional active and reactive power flow. Any scaling method on SDCs, emulating the entire operation of FSCs, demands underutilisation of SDCs, reducing the advantages of PHIL tests. This paper, therefore, proposes a physics-informed scaling method that exploits power capability curves to emulate FSCs in all four quadrants of operation. This method is independent of SDC topology, filter type, and interfacing methods. A visual identification of the semiconductor device constraints bounding the emulation is also presented, utilizing the physics of converter control. A theoretical analysis of the proposed method is presented, followed by validation with MATLAB simulations and experimental tests using a 50 kVA SDC.</p>

show abstract

“…In contrast to real-time simulators, a later implementation of a control system tested in this way in real plants is possible without significant additional costs. Unlike Power Hardware-in-the-Loop, however, no physical system is simulated in real time [7]. Only the control is performed on the real-time system.…”

Section: Introductionmentioning

confidence: 99%

Emulation of grid-forming inverters using real-time PC and 4-quadrant voltage amplifier

Schulze

Zajadatz

Suriyah

2021

Forsch Ingenieurwes

Self Cite

View full text Add to dashboard Cite

A test bed for the evaluation of novel control methods of inverters for renewable power generation is presented. The behavior of grid-following and grid-forming control in a test scenario is studied and compared.Using a real-time capable control platform with a cycle time of 50 µs, control methods developed with Matlab/Simulink can be implemented. For simplicity, a three-phase 4‑quadrant voltage amplifier is used instead of an inverter. Thus, the use of modulation and switched power semiconductors can be avoided. In order to show a realistic behavior of a grid-side filter, passive components can be automatically connected as L‑, LC- or LCL-filter. The test bed has a nominal active power of 43.6 kW and a nominal voltage of 400 V.As state-of-the-art grid-following control method, a current control in the d/q-system is implemented in the test bed. A virtual synchronous machine, the Synchronverter, is used as grid-forming control method. In combination with a frequency-variable grid emulation, the behavior of both control methods is studied in the event of a load connection in an island grid environment.

show abstract

Requirements for Power Hardware-in-the-Loop Emulation of Distribution Grid Challenges

Cited by 14 publications

References 23 publications

A Physics-Informed Scaling Method for Power Electronic Converters in Power Hardware-in-the-Loop Test Beds

A Physics-Informed Scaling Method for Power Electronic Converters in Power Hardware-in-the-Loop Test Beds

A Physics-Informed Scaling Method for Power Electronic Converters in Power Hardware-in-the-Loop Test Beds

Emulation of grid-forming inverters using real-time PC and 4-quadrant voltage amplifier

Contact Info

Product

Resources

About