2020
DOI: 10.1109/jproc.2020.3003007
|View full text |Cite
|
Sign up to set email alerts
|

Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
72
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
6
1

Relationship

2
5

Authors

Journals

citations
Cited by 79 publications
(72 citation statements)
references
References 143 publications
0
72
0
Order By: Relevance
“…Note that there has been significant amount of research in exploring various other device proposals apart from STT-MRAM and SOT-MRAM for crossbars, such as rectified TMR [136], domain wall motion [137], double-barrier MTJ [138], etc. Although such architectures present excellent energyefficiency, the analog nature of computing introduces errors and approximations, which limits their use to error-tolerant applications only [139]. Moreover, the large area and power overhead of ADCs further limits the use of analog computing to low-precision architectures [140], [141].…”
Section: Discussionmentioning
confidence: 99%
“…Note that there has been significant amount of research in exploring various other device proposals apart from STT-MRAM and SOT-MRAM for crossbars, such as rectified TMR [136], domain wall motion [137], double-barrier MTJ [138], etc. Although such architectures present excellent energyefficiency, the analog nature of computing introduces errors and approximations, which limits their use to error-tolerant applications only [139]. Moreover, the large area and power overhead of ADCs further limits the use of analog computing to low-precision architectures [140], [141].…”
Section: Discussionmentioning
confidence: 99%
“…To train a single-layer Fully Connected Neural Network (FCNN) through a crossbar array, at every iteration, weight update at each synapse connecting input node m with output node n (Fig. 2) is given by the outer product equation [4]: I, for all nine cases, as reflected through the change of V GS . The corresponding power dissipation in the entire VMSC is also plotted (orange plot).…”
Section: Conventional Silicon Mosfet As a Synapsementioning
confidence: 99%
“…For our RRAM crossbar simulation, we have used a popular and established RRAM Verilog-A model of oxide-based RRAM [35]- [38] in SPICE and incorporated the SPICE simulation results in our MATLAB code, like in the case of transistor-based VM synapse. Of all possible NVM synapses, we have chosen the RRAM synapse because recent experimental demonstrations of crossbar arrays often use RRAM as the synapse [4], [6], [7]. Since Phase Change Memory (PCM) has similar asymmetric and non-linear conductance response curve as RRAM, latency and energy consumption for PCM should be similar to RRAM crossbar [2]- [4], [18], [39].…”
Section: Conventional Silicon Mosfet As a Synapsementioning
confidence: 99%
See 2 more Smart Citations