2021
DOI: 10.1016/j.mejo.2021.105267
|View full text |Cite
|
Sign up to set email alerts
|

RF/Analog performance of GaAs Multi-Fin FinFET with stress effect

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
6
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 12 publications
(6 citation statements)
references
References 27 publications
0
6
0
Order By: Relevance
“…( 9) and Eq. ( 10), the maximum conversion efficiency of the proposed cell can be rewritten as: η = FFV oc J sc P in (11) where, P in = I (λ) dλ is the incident optical power and F is the cell filling factor, which is represented by (12) as:…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…( 9) and Eq. ( 10), the maximum conversion efficiency of the proposed cell can be rewritten as: η = FFV oc J sc P in (11) where, P in = I (λ) dλ is the incident optical power and F is the cell filling factor, which is represented by (12) as:…”
Section: Resultsmentioning
confidence: 99%
“…Effective light-trapping structures have various design considerations studying the effect of these structures on the cell efficiency versus the active layer thickness [1]- [10]. Other techniques implement perovskite solar cells using organic/inorganic active layer for efficiency enhancement and studying the radio frequency performance of GaAs material [11]- [14]. Reducing light reflection on the surface of solar cells is a key factor in increasing the amount of light absorption, and hence, the conversion efficiency.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…In principle, the ultrascaled FinFETs tend to adopt uniform multifin arrays to achieve high-density integration and robust performance in terms of power gain and drive capability for logic chips [34][35][36][37] . As compared to single-fin FETs, multi-fin FETs might offer a larger total channel width, resulting in higher total drive current, transconductance, and lower noise 35 .…”
mentioning
confidence: 99%
“…However, when dimensions decrease below the 5-nm node, FinFETs encounter several issues. The electric field at the sidewall is always enhanced compared to the corner's electric field, decreased device performance, decreased electrostatics, and significant process variability [4] - [8].…”
mentioning
confidence: 99%