RLC equivalent RC delay model for global VLSI interconnect in current mode signalling

Jadav, Sunil; Vashishth, Munish; Chandel, Rajeevan

doi:10.1080/02286203.2015.1077009

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

RLC equivalent RC delay model for global VLSI interconnect in current mode signalling

Cited by 5 publications

References 9 publications

High speed RLC equivalent RC delay model for global VLSI interconnects

High speed RLC equivalent RC delay model for global VLSI interconnects

Estimation of bandwidth, voltage swing and DC coefficients for VLSI interconnects: current mode technique

RLC modeled interconnect delay analysis for high-speed on-chip VLSI interconnects

Contact Info

Product

Resources

About