2016
DOI: 10.1149/2.0051701jss
|View full text |Cite
|
Sign up to set email alerts
|

Role of CMOS Back-End Metals as Active Electrodes for Resistive Switching in ReRAM Cells

Abstract: With the goal to render the ReRAM memory integrable with CMOS backend and compatible with current BEOL metal choices (Cu, Ta, Ti, W), we have chosen the well-behaved and well-characterized Cu/TaO x /Pt ReRAM cell as a benchmark device and have replaced the active (Cu) and inert (Pt) electrodes with Ta and Ti electrodes. Five derivative devices were manufactured including: Pt/TaO x /Pt, Cu/TaO x /Ti, Cu/TaO x /Ta, Ta/TaO x /Pt, and Ti/TaO x /Pt. Out of these five devices, only the Ti/TaO x /Pt produced reliable… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

2
17
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 16 publications
(19 citation statements)
references
References 61 publications
2
17
0
Order By: Relevance
“…In addition, the utilization of metal electrode with low work function, such as Ag ~4.26 eV, is also beneficial to reduce the operation voltage. To investigate the effect of electrode on the FTJ performance, FTJ devices with other electrodes including Cu (CMOS-compatible 49 ) and Pt were studied, as shown in Supplementary Fig. S4 and Table S2 .…”
Section: Resultsmentioning
confidence: 99%
“…In addition, the utilization of metal electrode with low work function, such as Ag ~4.26 eV, is also beneficial to reduce the operation voltage. To investigate the effect of electrode on the FTJ performance, FTJ devices with other electrodes including Cu (CMOS-compatible 49 ) and Pt were studied, as shown in Supplementary Fig. S4 and Table S2 .…”
Section: Resultsmentioning
confidence: 99%
“…The thickness of TaO x was 25 nm. The thickness of the TaO x on the sloped sidewalls of the Pt line was 98% of the planar thickness as confirmed by Ta 2 O 5 atomic layer cells manufactured with Ta 2 O 5 deposition by atomic layer deposition (ALD) [16]. The oxygen-deficient TaO x (x ≈ 1.9) was also deposited in the PVD-250 chamber by evaporating Ta 2 O 5 pellets without O 2 injection into the evaporation chamber.…”
Section: Device Fabrication and Electrical Characterization Methodologymentioning
confidence: 84%
“…The oxygen-deficient TaO x (x ≈ 1.9) was also deposited in the PVD-250 chamber by evaporating Ta 2 O 5 pellets without O 2 injection into the evaporation chamber. The details of the sample manufacturing process were given in Reference [16], where the role of the parameter x in TaO x (as opposed to the stoichiometric Ta 2 O 5 ) on resistive switching properties was discussed in detail. The width of metal lines varies between 5 µm and 35 µm resulting in rectangular device areas of the device in the range of (5 to 5) × (35 to 35) µm 2 .…”
Section: Device Fabrication and Electrical Characterization Methodologymentioning
confidence: 99%
“…The Cu/TaO x /Pt/Ti resistive RAM cell arrays [Fig. 1(a)] have been fabricated in a crossbar array on a thermally oxidized Si wafer 16 with a SiO 2 layer 650 nm thick. Cu (150 nm), Pt (50 nm), and Ti (25 nm) have been deposited by e-beam PVD.…”
Section: Device Structure and Methodsmentioning
confidence: 99%