2011
DOI: 10.2478/v10168-011-0055-3
|View full text |Cite
|
Sign up to set email alerts
|

Sampling Jitter in Audio A/D Converters

Abstract: This paper provides an overview of the effects of timing jitter in audio sampling analog-to-digital converters (ADCs), i.e. PCM (conventional or Nyquist sampling) ADCs and sigma-delta (Σ∆) ADCs. Jitter in a digital audio is often defined as shortterm fluctuations of the sampling instants of a digital signal from their ideal positions in time. The influence of the jitter increases particularly with the improvements in both resolution and sampling rate of today's audio ADCs. At higher frequencies of the input si… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 14 publications
0
1
0
Order By: Relevance
“…In any DSP-based system including DACs/ADCs, timing jitter is mainly caused by the thermal noise and thermal vibrations of the semiconductor crystal structure of sampling clocks used to drive the DACs and ADCs which lead to random fluctuations of their clock signal edges from their ideal positions [10]- [12]. Also, internally induced aperture jitter is prevalent in practical ADCs, this is caused by the uncertainty of the aperture time during disconnecting the hold capacitor from the input buffer amplifier inside the sample-and-hold circuit when switching from the sample mode to the hold mode [13], [14].…”
Section: Introductionmentioning
confidence: 99%
“…In any DSP-based system including DACs/ADCs, timing jitter is mainly caused by the thermal noise and thermal vibrations of the semiconductor crystal structure of sampling clocks used to drive the DACs and ADCs which lead to random fluctuations of their clock signal edges from their ideal positions [10]- [12]. Also, internally induced aperture jitter is prevalent in practical ADCs, this is caused by the uncertainty of the aperture time during disconnecting the hold capacitor from the input buffer amplifier inside the sample-and-hold circuit when switching from the sample mode to the hold mode [13], [14].…”
Section: Introductionmentioning
confidence: 99%