16th IEEE Symposium on Computer Arithmetic, 2003. Proceedings.
DOI: 10.1109/arith.2003.1207683
|View full text |Cite
|
Sign up to set email alerts
|

Saturating counters: application and design alternatives

Abstract: We define a new class of parallel counters, Saturating Counters, which

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 7 publications
0
1
0
Order By: Relevance
“…Therefore, we can implement O = by using a subtracter, followed by a multiple controlled-NOT (CNOT) gate activated if and only if all the bits of x − y are 0, and at last a NOT gate. Moreover, we can implement O comp by combining a substacter with a CNOT gate activated if and only if the most significant bit of x − y is 0; this is because, if we adopt 2’s complement method to represent negative numbers, the most significant bit represents the sign of a number [27].…”
Section: Preliminarymentioning
confidence: 99%
“…Therefore, we can implement O = by using a subtracter, followed by a multiple controlled-NOT (CNOT) gate activated if and only if all the bits of x − y are 0, and at last a NOT gate. Moreover, we can implement O comp by combining a substacter with a CNOT gate activated if and only if the most significant bit of x − y is 0; this is because, if we adopt 2’s complement method to represent negative numbers, the most significant bit represents the sign of a number [27].…”
Section: Preliminarymentioning
confidence: 99%