2011
DOI: 10.1109/ted.2011.2164800
|View full text |Cite
|
Sign up to set email alerts
|

Scaling Between Channel Mobility and Interface State Density in SiC MOSFETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

6
100
1

Year Published

2012
2012
2024
2024

Publication Types

Select...
9
1

Relationship

0
10

Authors

Journals

citations
Cited by 123 publications
(107 citation statements)
references
References 15 publications
6
100
1
Order By: Relevance
“…As expected, the density of interface traps is higher at conduction band edge than that at mid-gap of 4H-SiC. In general, it is higher at both ends of the conduction and valence bands than that at mid-gap of semiconductor [49,50]. The density of interface traps at band edge of our samples is higher than the reported value of 10 13 -10 12 cm −2 eV −1 [51].…”
Section: Resultssupporting
confidence: 68%
“…As expected, the density of interface traps is higher at conduction band edge than that at mid-gap of 4H-SiC. In general, it is higher at both ends of the conduction and valence bands than that at mid-gap of semiconductor [49,50]. The density of interface traps at band edge of our samples is higher than the reported value of 10 13 -10 12 cm −2 eV −1 [51].…”
Section: Resultssupporting
confidence: 68%
“…However, one issue of SiC devices is the difficulty of obtaining the expected low on-resistance characteristics because of the low electron mobility of the MOS interface due to its high interface trap density (D it ) [3]. Recently, the nitric oxide post-oxidation annealing (NO-POA) process has been widely recognized as a very effective approach to reduce D it and improve on-resistance [4][5][6][7][8]. This process increases the MOS interface electron mobility by segregating nitrogen on the MOS interface and reducing the D it near the conduction band, which is known to depress mobility.…”
Section: Introductionmentioning
confidence: 99%
“…7,8 Such defects lead to poor channel mobilities in SiC-based metal-oxide-semiconductor field effect transistors (MOSFETs). 9,10 The origin of these defects can be related to the formation, during thermal oxidation, of a non-abrupt SiO 2 /SiC interfacial region, observed by Nuclear Reaction Profiling (NRP), Transmission Electron Microscopy (TEM), and X-ray Reflectivity (XRR), 6,11,12 where silicon oxycarbide (SiC x O y ) compounds are found. 13,14 In order to improve the quality of the SiO 2 /SiC interface, different post-oxidation treatments have been employed, 3,15,16 as well as alternative routes to form SiO 2 films on SiC, aiming at minimizing the electrical degradation from thermal oxidation.…”
mentioning
confidence: 99%