IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
DOI: 10.1109/dftvs.1994.630008
|View full text |Cite
|
Sign up to set email alerts
|

Scheduling policies for fault tolerance in a VLSI processor

Abstract: This paper presents analytical and simulation models for evaluating the operation of a VLSI processor (in a uniprocessor configuration) which utilizes a time-redundant approach (such as recomputation by shifted operands) for fault-tolerant computing. In the proposed approach, all incoming jobs to the uniprocessor are duplicated, thus two versions of each job must be processed. A discrepancy in the results produced by comparing the outcomes of the two versions of the same job indicates that a fault may have occ… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 3 publications
0
2
0
Order By: Relevance
“…Again, the Duplex Time Redundancy Scheme (DTRS) [3], can not mask single transient faults and a job that has a discrepancy in the results produced by the different versions, must be retried for achieving fault tolerance. Simple periodic tasks have been discussed in [4].…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Again, the Duplex Time Redundancy Scheme (DTRS) [3], can not mask single transient faults and a job that has a discrepancy in the results produced by the different versions, must be retried for achieving fault tolerance. Simple periodic tasks have been discussed in [4].…”
Section: Introductionmentioning
confidence: 99%
“…Simple periodic tasks have been discussed in [4]. The space redundancy should not be very high as in [1,2,3,4] because in many of today's real-time systems, memory constraints are still a bottleneck [5,6] and therefore need to be accounted for. A set of carefully chosen software error detection techniques including Assertions [7], Algorithm Based Fault Tolerance (ABFT) [8], Control Flow Checking [9], procedure duplication [10] are suitable to achieve a high degree of safe behavior in ordinary computers by complementing the intrinsic Error Detection Mechanisms (Edemas) of the system (exceptions, memory protection, etc).…”
Section: Introductionmentioning
confidence: 99%