2018
DOI: 10.1109/tpel.2017.2746878
|View full text |Cite
|
Sign up to set email alerts
|

Second-Harmonic Current Reduction for Two-Stage Inverter With Boost-Derived Front-End Converter: Control Schemes and Design Considerations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
42
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
6
3

Relationship

0
9

Authors

Journals

citations
Cited by 129 publications
(42 citation statements)
references
References 24 publications
0
42
0
Order By: Relevance
“…This work has contributed to an improved PWM technique as an alternative for [10]. Control schemes for further reduction in second harmonic current can be referred to comprehensive studies presented in [11], [12].…”
Section: Simulation Comparisonmentioning
confidence: 99%
“…This work has contributed to an improved PWM technique as an alternative for [10]. Control schemes for further reduction in second harmonic current can be referred to comprehensive studies presented in [11], [12].…”
Section: Simulation Comparisonmentioning
confidence: 99%
“…In this case, low-frequency (LF) power ripples are mitigated by means of the conventional decoupling capacitor C PV . Many other decoupling techniques are available for this purpose [28][29][30][31][32]. The active power decoupling circuits are relevant for consideration in terms of power density improvements, but are still not effective in terms of the cost.…”
Section: Description Of a Case Study System With A Quasi-z-source Invmentioning
confidence: 99%
“…However, interfacing with 230 V ac grids, a commonly used voltage level in Europe, would require dc bus voltages higher than 380 V (e.g., 500 V). Differently, techniques at the converters control level, which are addressed herein, allow to selectively mitigate harmonic currents at the resource side of DER converters in a flexible and effective way without requiring higher dc bus voltages or hardware modifications [18].…”
Section: Introductionmentioning
confidence: 99%
“…However, since notch filters introduce −π/2 phase lag around the characteristic frequency (i.e., 2ω g ), the bandwidth of the voltage loop is limited to be below 2ω g to avoid instability. In order to improve the dynamic performance of converters with low-bandwidth (less than 2ω g ) voltage loops, a load current feedforward path consisting of a notch filter is adopted in [26], and a virtual impedance in parallel with the dc bus capacitor is introduced in [18]. Both the load current feedforward method and the parallel virtual impedance method should be calculated based on the inverse of the converters transfer functions, which complicates the design.…”
Section: Introductionmentioning
confidence: 99%