Securing network-on-chips via novel anonymous routing

Sarihi, Amin; Patooghy, Ahmad; Hasanzadeh, Mahdi; Abdelrehim, Mostafa; Badawy, Abdel-Hameed A.

doi:10.1145/3479876.3481592

Cited by 11 publications

(5 citation statements)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…An intelligent attacker can use these gathered data to launch complex cryptanalysis attacks. Sarihi et al [67] use a similar threat model to [24]. Furthermore, they highlight the fact that header information needs to be kept in plain-text in order for a router to process the request fast without per hop costly decryption.…”

Section: Anonymitymentioning

confidence: 99%

“…The proposed anonymous routing ensures anonymity with only 4% impact on performance while traditional onion routing implementation introduces 1.5X performance degradation. Sarihi et al [67] propose an anonymous routing mechanism in NoC. This routing mechanism uses encrypted destination address and prevent any malicious router in the middle collecting the packets of same flow.…”

Section: Anonymitymentioning

confidence: 99%

See 1 more Smart Citation

Security of Electrical, Optical and Wireless On-Chip Interconnects: A Survey

Weerasena¹,

Mishra²

2023

Preprint

View full text Add to dashboard Cite

The advancement of manufacturing technologies has enabled the integration of more intellectual property (IP) cores on the same system-on-chip (SoC). Scalable and high throughput on-chip communication architecture has become a vital component in today's SoCs. Diverse technologies such as electrical, wireless, optical, and hybrid are available for on-chip communication with different architectures supporting them. Security of the on-chip communication is crucial because exploiting any vulnerability would be a goldmine for an attacker. In this survey, we provide a comprehensive review of threat models, attacks and countermeasures over diverse on-chip communication technologies as well as sophisticated architectures.CCS Concepts: • Hardware → Network on chip; • Security and privacy → Hardware security implementation.

show abstract

Section: Anonymitymentioning

confidence: 99%

Section: Anonymitymentioning

confidence: 99%

Security of Electrical, Optical and Wireless On-Chip Interconnects: A Survey

Weerasena¹,

Mishra²

2023

Preprint

View full text Add to dashboard Cite

show abstract

“…Pre-computeation of path routing; encryption of destination address [43] Tailored to XY routing limiting their adaptability.…”

Section: Sensitive Data Extractionmentioning

confidence: 99%

“…A malicious node may sniff this information from the headers to launch various attacks. The work in [43] proposes a novel routing mechanism in which secure packets traverse through a precomputed path. The destination address is encrypted so that it remains anonymous for the router.…”

Section: Sensitive Data Extractionmentioning

confidence: 99%

Wireless Network-on-Chip Security Review: Attack Taxonomy, Implications, and Countermeasures

Kondoth,

Shankaran,

Sheng

et al. 2023

IEEE Access

View full text Add to dashboard Cite

The Network-on-chip (NoC) technology emerged as an on-chip communication backbone for high-performance multi-core computing and network system architectures. This technology is becoming more widespread as several types of NoC platforms are constantly being introduced in the market. Wireless NoC technology has gained traction in recent years because of its ability to offer high bandwidth connectivity with improved energy efficiency. However, with the introduction of wireless interfaces, potential attack points on NoC have also proliferated, targeting confidentiality, integrity, and system availability. Although a number of research studies on NoC security have surfaced in the recent past, a comprehensive survey on the cause, impact, and mitigation of security attacks on wireless NoC is yet to be carried out. In this article, we conduct a detailed survey of the most recent advances and research activities in wireless NoC security by providing a comprehensive analysis, summary, and comparison of existing work in the area along with their limitations. We finally conclude this article with the future directions for further study.

show abstract

“…MCSoCs are susceptible to various attacks, such as hardware Trojans (HT), side channel attacks (SCA), denial of service (DoS), and spoofing [6]. Current security methods in MCSoCs include the implementation of firewalls [7], secure routing algorithms [8], encryption [9], authentication [10], anomaly detection [11], among others. These proposals focus on mitigating a single type of attack rather than seeking to create an integrated security framework.…”

Section: Introductionmentioning

confidence: 99%

A Comprehensive Framework for Systemic Security Management in NoC-Based Many-Cores

Faccenda,

Comarú,

Caimi

et al. 2023

IEEE Access

View full text Add to dashboard Cite

Many-core Systems-on-Chip (MCSoC) are increasingly used in various applications domains such as high-performance computing, embedded systems, and Internet of Things devices. As MCSoCs permeate various industries and applications, the potential consequences of security issues are becoming increasingly severe. Therefore, security is a fundamental design constraint, addressing vulnerabilities and protecting valuable data from threats. This requires the development of robust security mechanisms and countermeasures against potential threats. The reviewed works on security for MCSoCs addressed frameworks and mechanisms to treat different security threats. Despite these proposals, the integration of security mechanisms still needs to be improved, enabling a security manager to make decisions using monitoring data for mitigating threats more effectively. This integration is the primary goal of our work, aiming to create a comprehensive framework for security management. The framework adopts a Monitoring-Detection-Countermeasure loop. A distributed monitoring infrastructure detects suspicious behaviors, generating warnings to different system actors. These actors decide the warning severity, firing security countermeasures. Countermeasures may be local (e.g., discarding a packet) or taken at the system level (e.g., aborting a malicious application). The results use an MCSoC modeled at the RTL level, providing accuracy at the clock cycle (cc) level. Five different attack scenarios are evaluated, showing that the gap between attack detection and countermeasure takes less than one millisecond (15,000 cc at 100 MHz). The area overhead in the communication infrastructure corresponds to 48.8%. These results show that the framework can effectively manage the system's security while maintaining the performance of the applications.INDEX TERMS Countermeasures, Monitoring, NoC-based Many-cores, Security Framework.

show abstract

Securing network-on-chips via novel anonymous routing

Cited by 11 publications

References 14 publications

Security of Electrical, Optical and Wireless On-Chip Interconnects: A Survey

Security of Electrical, Optical and Wireless On-Chip Interconnects: A Survey

Wireless Network-on-Chip Security Review: Attack Taxonomy, Implications, and Countermeasures

A Comprehensive Framework for Systemic Security Management in NoC-Based Many-Cores

Contact Info

Product

Resources

About