2023
DOI: 10.1016/j.microrel.2023.114909
|View full text |Cite
|
Sign up to set email alerts
|

SEE and TID characterization of an 8 Gbps SST transmitter in a 28 nm bulk CMOS technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
0
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 22 publications
0
0
0
Order By: Relevance
“…While extensive research has been published on the total dose effects and displacement effects of InP HBT and circuits [8][9][10][11][12], this paper focuses specifically on the investigation of single-event effects (SEEs). Currently, most of the research concentrates on the SEEs and hardened methods for SiGe HBTs and Si-based CMOS circuits [13][14][15][16][17][18][19], with limited research on SEEs of InP-based circuits. For instance, T. R. Weatherford et al simulated the SEEs of InP HBTs in emitter-coupled logic circuits and analyzed the influence of the lifetime of buffer layer materials on SEEs [20].…”
Section: Introductionmentioning
confidence: 99%
“…While extensive research has been published on the total dose effects and displacement effects of InP HBT and circuits [8][9][10][11][12], this paper focuses specifically on the investigation of single-event effects (SEEs). Currently, most of the research concentrates on the SEEs and hardened methods for SiGe HBTs and Si-based CMOS circuits [13][14][15][16][17][18][19], with limited research on SEEs of InP-based circuits. For instance, T. R. Weatherford et al simulated the SEEs of InP HBTs in emitter-coupled logic circuits and analyzed the influence of the lifetime of buffer layer materials on SEEs [20].…”
Section: Introductionmentioning
confidence: 99%