12th IEEE International Conference and Workshops on the Engineering of Computer-Based Systems (ECBS'05)
DOI: 10.1109/ecbs.2005.61
|View full text |Cite
|
Sign up to set email alerts
|

Semantics of RTL and Validation of Synthesized RTL Designs Using Formal Verification in Reconfigurable Computing Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
6
0

Publication Types

Select...
3
2
1

Relationship

1
5

Authors

Journals

citations
Cited by 6 publications
(6 citation statements)
references
References 14 publications
0
6
0
Order By: Relevance
“…Moreover, [21] applied Chu spaces to decision making. [22] gave a semantics of RTL (Register Transfer Level) using Chu spaces. [23] applied Chu spaces to the modeling of hardware systems and gave an algorithm for generating Chu spaces from a subset of Verilog.…”
Section: Introductionmentioning
confidence: 99%
“…Moreover, [21] applied Chu spaces to decision making. [22] gave a semantics of RTL (Register Transfer Level) using Chu spaces. [23] applied Chu spaces to the modeling of hardware systems and gave an algorithm for generating Chu spaces from a subset of Verilog.…”
Section: Introductionmentioning
confidence: 99%
“…The Chu space model of concurrent behavior was proposed by Vineet Gupta and Vaughan Pratt [1,2]. The model has generated significant interest in the theoretical community [3][4][5][6][7][8][9][10][11], but, so far, has found a relatively limited application in practice [12,24].…”
Section: Introductionmentioning
confidence: 99%
“…[5]- [7]). Applications of Chu spaces include the modeling of RTL (Register Transfer Level) [8], Verilog [9], general concurrent programs [4], WS-BPEL [10], and physical systems [11]. However, there is no research on how to measure the degree of similarity between Chu spaces until now.…”
Section: Motivationmentioning
confidence: 99%