2012
DOI: 10.1364/oe.20.028538
|View full text |Cite
|
Sign up to set email alerts
|

Serial 100 Gb/s connectivity based on polymer photonics and InP-DHBT electronics

Abstract: We demonstrate the first integrated transmitter for serial 100 Gb/s NRZ-OOK modulation in datacom and telecom applications. The transmitter relies on the use of an electro-optic polymer modulator and the hybrid integration of an InP laser diode and InP-DHBT electronics with the polymer board. Evaluation is made at 80 and 100 Gb/s through eye-diagrams and BER measurements using a receiver module that integrates a pin-photodiode and an electrical 1:2 demultiplexer. Error-free performance is confirmed both at 80 … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
12
0
2

Year Published

2014
2014
2020
2020

Publication Types

Select...
5
4

Relationship

4
5

Authors

Journals

citations
Cited by 30 publications
(14 citation statements)
references
References 9 publications
0
12
0
2
Order By: Relevance
“…It should be also noted that the total capacity of the transmitter is limited in this work by the performance of our lithium niobate IQMs. Given the high bandwidth of the SPDACs, the symbol rate can be extended to the 50 Gbaud regime, if high-speed modulators based on InP [30] or electro-optic polymers [31][32][33] are available, allowing for a corresponding capacity extension to 600 Gb/s. Given the set of operation cases in Table I, each corresponding FPGA design is associated with the generation of the proper number of binary sequences at the proper rate, and the activation of the proper number of FPGA transmitters in order to feed the SPDACs.…”
Section: Multi-flow Transmitter Programmabilitymentioning
confidence: 99%
“…It should be also noted that the total capacity of the transmitter is limited in this work by the performance of our lithium niobate IQMs. Given the high bandwidth of the SPDACs, the symbol rate can be extended to the 50 Gbaud regime, if high-speed modulators based on InP [30] or electro-optic polymers [31][32][33] are available, allowing for a corresponding capacity extension to 600 Gb/s. Given the set of operation cases in Table I, each corresponding FPGA design is associated with the generation of the proper number of binary sequences at the proper rate, and the activation of the proper number of FPGA transmitters in order to feed the SPDACs.…”
Section: Multi-flow Transmitter Programmabilitymentioning
confidence: 99%
“…Scaling per-channel speed to 100 Gb/s is therefore deemed essential for the deployment of efficient 400 Gb/s systems 3 . The feasibility of serial 100 Gb/s connectivity using non-return-to-zero (NRZ) modulation has been demonstrated in 4 based on specialized stateof-the-art photonics and electronics technologies, but, in order to reach the cost and energy consumption targets for future systems, implementation with available CMOS nodes is an outright requirement. With CMOS speeds unable to keep pace with surging interconnect lane speeds, there is growing consensus among academia and industry towards migration to higher-order modulation (HOM) providing more bits-per-symbol 3,5 .…”
Section: Introductionmentioning
confidence: 99%
“…However, this approach doesn't meet the vision of reducing module size and power consumption [3]. On the other hand, scaling the bitrate of serial optical systems necessitates specialized state-of-the-art photonics and electronics technologies [4]; however, to reach the cost and energy consumption targets of future interconnect systems, it is necessary to rely on currently-available CMOS nodes. With the speeds of both CMOS electronics and commodity optics unable to keep pace with surging interconnect lane speeds, there is growing consensus among academia and industry towards migration to higher-order modulation providing more bits-per-symbol [5].…”
Section: Introductionmentioning
confidence: 99%