2020
DOI: 10.1142/s0129626420500024
|View full text |Cite
|
Sign up to set email alerts
|

Shortest Path Computing in Directed Graphs with Weighted Edges Mapped on Random Networks of Memristors

Abstract: To accelerate the execution of advanced computing tasks, in-memory computing with resistive memory provides a promising solution. In this context, networks of memristors could be used as parallel computing medium for the solution of complex optimization problems. Lately, the solution of the shortest-path problem (SPP) in a two-dimensional memristive grid has been given wide consideration. Some still open problems in such computing approach concern the time required for the grid to reach to a steady state, and … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
2
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 23 publications
(44 reference statements)
0
3
0
Order By: Relevance
“…On-going work will focus on the key CRS operation proposed elsewhere for memory and logic applications, which is the case when the CRS is brought to the {LRS-LRS} intermediate combination; i.e., when only one device is forced to switch its state from HRS to LRS, while the other remains unaffected. This behavior was previously proposed for destructive READ out of the CRS state encoding binary information, as well as for logic XOR gates and for composite multi-level resistive switches [14], [30]. The current-based driving conditions required to achieve the intermediate CRS state combination, will be investigated next.…”
Section: Discussionmentioning
confidence: 97%
See 1 more Smart Citation
“…On-going work will focus on the key CRS operation proposed elsewhere for memory and logic applications, which is the case when the CRS is brought to the {LRS-LRS} intermediate combination; i.e., when only one device is forced to switch its state from HRS to LRS, while the other remains unaffected. This behavior was previously proposed for destructive READ out of the CRS state encoding binary information, as well as for logic XOR gates and for composite multi-level resistive switches [14], [30]. The current-based driving conditions required to achieve the intermediate CRS state combination, will be investigated next.…”
Section: Discussionmentioning
confidence: 97%
“…Due to the dynamic redistribution of the voltage drop on each device while their resistance is changing, incomplete SET or RESET transitions can occur, which lead to gradual performance degradation of the CRS configuration [13]. Many works have focused on the impact of threshold variability in the global performance of the memristor network [14]. Such studies are greatly facilitated from the fact that most device models for simulation assume the existence of voltage thresholds for SET/RESET [15].…”
Section: Introductionmentioning
confidence: 99%
“…For the time being, one of the topics where a great deal of research is done around the world in the field of memristors, has to do with unconventional analog computing paradigms. Although there are different approaches proposed so far in this context, the central idea is to mimic in some degree the behavior of biological systems such as the human brain or living organisms [100], [101], in order to solve complex problems in more power-/time-efficient ways. In this direction, neuromorphic computing takes advantage of the cerebral system, where a massively parallel architecture of neurons connected through a large number of synapses is able to solve different problems avoiding currently known limitations in conventional computing systems such as the Von Neumann bottleneck [102].…”
Section: Review Of Analog Applicationsmentioning
confidence: 99%