Signal integrity analysis of system interconnection module of high‐density server supporting serial RapidIO

Kwon, Hyuk‐Jun; Kwon, Wonok; Oh, Myeong‐Hoon; Kim, Hagyoung

doi:10.4218/etrij.2018-0021

Cited by 7 publications

(2 citation statements)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Case Study: Signal Integrity Challenges in High-Density PCIe Designs [7] This case study explored signal integrity challenges in high-density PCIe designs, where multiple high-speed PCIe links were closely packed on a single board. The analysis involved evaluating the impact of crosstalk, noise, and channel losses on signal quality.…”

Section: Analysis and Case Studiesmentioning

confidence: 99%

Technical Analysis of PCIe to PCIe 6: A Next-Generation Interface Evolution

Nag

2023

WJET

View full text Add to dashboard Cite

The rapid advancement of technology and the increasing demand for highperformance computing have fueled the development of faster and more efficient interconnects. Among these, the Peripheral Component Interconnect Express (PCIe) standard has emerged as a dominant interface in modern computing systems. This paper provides a detailed technical analysis of the evolution from PCIe to the latest PCIe 6 standards, highlighting the key enhancements, architectural changes, performance improvements, and potential applications. Through an in-depth examination of the PCIe 6 specification, we explore the implications and benefits of this new interface technology, paving the way for future innovations in data transfer and interconnectivity. The analysis of PCIe to PCIe 6, a next-generation interface evolution, has revealed significant advancements and improvements in terms of bandwidth, performance, latency, and scalability. PCIe 6 offers a doubling of the bandwidth compared to its predecessor, PCIe 5, providing higher data transfer rates and increased throughput. Overall, the analysis reveals that PCIe 6 represents a significant advancement in interconnect technology, offering improved performance, enhanced features, and expanded capabilities.

show abstract

Section: Analysis and Case Studiesmentioning

confidence: 99%

Technical Analysis of PCIe to PCIe 6: A Next-Generation Interface Evolution

Nag

2023

WJET

View full text Add to dashboard Cite

show abstract

“…Near data processing (NDP), which process data as close as possible to the data's location, has been investigated as an alternative to resolving the data bottleneck in processor-centric computing [3][4][5][6][7][8]. NDP performs a limited range of processing on each storage device, thus reducing the frequency of data movements between the storage devices and processor memory.…”

Section: Introductionmentioning

confidence: 99%

Gen‐Z memory pool system implementation and performance measurement

et al. 2021

Self Cite

View full text Add to dashboard Cite

The Gen-Z protocol is a memory semantic protocol between the memory and CPU used in computer architectures with large memory pools. This study presents the implementation of the Gen-Z hardware system configured using Gen-Z specification 1.0 and reports its performance. A hardware prototype of a DDR4 Gen-Z memory pool with an optimized character, a block device driver, and a file system for the Gen-Z hardware was designed. The Gen-Z IP was targeted to the FPGA, and a 512 GB Gen-Z memory pool was configured on an Â86 server. In the experiments, the latency and throughput of the Gen-Z memory were measured and compared with those of the local memory, SATA SSD, and NVMe using character or block device interfaces. The Gen-Z hardware exhibited superior throughput and latency performance compared with SATA SSD and NVMe at block sizes under 4 kB. The MySQL and File IO benchmark of Gen-Z showed good write performance in all block sizes and threads. Besides, it showed low latency in RocksDB's fillseq dbbench using the ext4 direct access filesystem.

show abstract