“…Therefore, the SM-JTE and ESZ-JTE designs are benchmarked in the following section. It should be kept in mind that the SiC material quality has evolved significantly during the last decades, as the chip size, drift thickness and blocking capability have increased from 1x1mm 2 , 12 µm, and 3 kV, respectively, in 2001 [51], 10x20 mm 2 , 160 µm and 20 kV, respectively, in 2013 [20], to 3.5x3.5 mm 2 , 230 µm and 26.8 kV, respectively, in 2020 [8]. The development of epitaxial growth methods has enabled high growth speeds (i.e., > 100 µm/h [52]) and with low levels of critical traps and dislocations (i.e., deep-level trap density < 1×10 11 cm -3 [52]).…”