Simulation of HSTL IO standard based energy efficient Punjabi Unicode reader on FPGA

Pandey, Bishwajeet; Singh, Gurpreet; Parhyar, Rashid Siddique; Farooq, Umar; Kumar, Tanesh

doi:10.1109/icosst.2014.7029321

Cited by 6 publications

(1 citation statement)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…HSTL play an important role in simulation of energy efficient frame buffer for digital image processor [4]. HSTL IO standard has already used in energy efficient Punjabi Unicode reader design and its implementation on FPGA [5]. In CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA [6], H stands for HSTL IO standards.…”

Section: Related Workmentioning

confidence: 99%

Smart Communication Network design with application of Energy Efficient Digital Clock for Monitoring of Time -To-Live (TTL)

Singhal¹,

Shrivastava²,

Jain³

et al. 2017

GJET

View full text Add to dashboard Cite

Abstract. We are using term smart in two contexts, one context it is able to monitor Time to Live (TTL) with integration of digital clock in network and other context is energy efficiency that comes with design of energy efficient digital clock using HSTL IO standards available on Virtex-5 FPGA. Digital clock will trigger alarm when it current value reaches nearer to TTL and alarm will continue when it goes beyond TTL. This work also deals with a research gap that electronics designer never bother about selection of Input Output Standards. Current researcher focus only on efficient coding but never focus on selection of energy efficient IO standards. After testing and implementation phase of digital clock, we conclude that HSTL-II is the most efficient in term of energy efficiency and HSTL-III18 is the least efficient in term of energy efficiency.

show abstract

Section: Related Workmentioning

confidence: 99%