Simultaneous Optimization of Network-on-Chip for Improved Reliability and Reduced Average Packet Latency Considering Buffer Size Constraints
Hesam Abdolhosseini,
Hamid R. Zarandi
Abstract:Managing the complex interconnections found in contemporary chip designs is achievable through the utilization of network-on-chip (NoC) architectures. Optimizing NoC configuration is critical for balancing reliability and latency. This paper presents a study on simultaneously optimizing NoC to improve reliability and reduce average packet latency, while considering buffer size constraints. Buffer size significantly impacts latency, cost, and reliability, making it a key element for optimization. To validate la… Show more
Set email alert for when this publication receives citations?
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.