2004
DOI: 10.1016/j.mejo.2003.09.015
|View full text |Cite
|
Sign up to set email alerts
|

Single-electron winner-take-all network

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2004
2004
2015
2015

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(5 citation statements)
references
References 9 publications
0
5
0
Order By: Relevance
“…The bias voltage V bias has a fixed value. 12 Capacitor C t is responsible for the output convergence time of the circuit.…”
Section: Single-electron Winner-take-all Circuitmentioning
confidence: 99%
See 3 more Smart Citations
“…The bias voltage V bias has a fixed value. 12 Capacitor C t is responsible for the output convergence time of the circuit.…”
Section: Single-electron Winner-take-all Circuitmentioning
confidence: 99%
“…The same application was previously simulated in Ref. [12]. The whole system is shown in Four exemplar dot patterns, illustrated in Figure 4, were chosen.…”
Section: Recognition Taskmentioning
confidence: 99%
See 2 more Smart Citations
“…A circuit with 400 tunnel junctions would take weeks to be totally edited with that system. A netlist description of SET circuits can be made in SIMON, but it is also time consuming, tedious and prone to mistakes [11];…”
Section: Simulationsmentioning
confidence: 99%