2017
DOI: 10.1016/j.mejo.2017.08.006
|View full text |Cite
|
Sign up to set email alerts
|

Soft error tolerant design of combinational circuits based on a local logic substitution scheme

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2018
2018
2021
2021

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
references
References 23 publications
0
0
0
Order By: Relevance