2003
DOI: 10.4218/etrij.03.0303.0011
|View full text |Cite
|
Sign up to set email alerts
|

Soft IP Compiler for a Reed-Solomon Decoder

Abstract: In this paper, we present a soft IP compiler for the ReedSolomon decoder that generates a fully synthesizable VHDL core exploiting characteristic parameters and design constraints that we newly classify for the soft IP. It produces a structural design with an estimable regular architecture based on a finite state machine with a datapath (FSMD). Since characteristic parameters provide different design points on the design space, using one of two simple procedures called the constructive search with area increme… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2005
2005
2021
2021

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(3 citation statements)
references
References 11 publications
0
3
0
Order By: Relevance
“…Timing analysis was neglected in that work, an important metric that defines whether a given architecture meets or not throughput requirements of the targeted application. Park et al covered such an aspect by proposing a Soft IP compiler for RS decoders that is capable to search a RTL architecture which is closest to user area and throughput needs [29]. It concentrates more on the algorithm used to generate the IP, and the aspects of the RTL development of parameterizable RS codecs were not a centrepiece in that work.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…Timing analysis was neglected in that work, an important metric that defines whether a given architecture meets or not throughput requirements of the targeted application. Park et al covered such an aspect by proposing a Soft IP compiler for RS decoders that is capable to search a RTL architecture which is closest to user area and throughput needs [29]. It concentrates more on the algorithm used to generate the IP, and the aspects of the RTL development of parameterizable RS codecs were not a centrepiece in that work.…”
Section: Related Workmentioning
confidence: 99%
“…Park et al. covered such an aspect by proposing a Soft IP compiler for RS decoders that is capable to search a RTL architecture which is closest to user area and throughput needs [29]. It concentrates more on the algorithm used to generate the IP, and the aspects of the RTL development of parameterizable RS codecs were not a centrepiece in that work.…”
Section: Related Workmentioning
confidence: 99%
“…The bit-error-rate (BER) can be reduced without increasing the signal power since the transmitted data carry redundancies that are used to detect and correct errors. This coding skill is useful in transmission on finite power channels such as general switched telephone networks [2]- [5].…”
Section: Introductionmentioning
confidence: 99%