Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors

Kumura, Takahiro; Taga, Soichiro; Ishiura, Nagisa; Takeuchi, Yoshinori; Imai, Masayuki

doi:10.2197/ipsjtsldm.3.207

Cited by 3 publications

(6 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Table 5 shows the comparison among three ASIP design methods, LISA [10], GCC extension [11] and Derivative ASIP. As shown in the table, Derivative ASIP approach has three main benefits.…”

Section: Experiments Resultsmentioning

confidence: 99%

Retargeting Derivative-ASIP with Assembly Converter Tool

Bejo

Isshiki

et al. 2014

IEICE Trans. Inf. & Syst.

View full text Add to dashboard Cite

SUMMARYThis paper firstly presents a processor design with Derivative ASIP approach. The architecture of processor is designed by making use of a well-known embedded processor's instruction-set as a base architecture. To improve its performance, the architecture is enhanced with more hardware resources such as registers, interfaces and instruction extensions which might achieve target specifications. Secondly, a new approach for retargeting compiler by means of assembly converter tool is proposed. Our retargeting approach is practical because it is performed by the assembly converter tool with a simple configuration file and independent from a base compiler. With our proposed approach, both architecture flexibility and a good quality of assembly code can be obtained at once. Compared to other compilers, experiments show that our approach capable of generating code as high efficiency as its base compiler and the developed ASIP results in better performance than its base processor.

show abstract

“…Table 5 shows the comparison among three ASIP design methods, LISA [10], GCC extension [11] and Derivative ASIP. As shown in the table, Derivative ASIP approach has three main benefits.…”

Section: Experiments Resultsmentioning

confidence: 99%

Retargeting Derivative-ASIP with Assembly Converter Tool

Bejo

Isshiki

et al. 2014

IEICE Trans. Inf. & Syst.

View full text Add to dashboard Cite

show abstract

“…Table 3 shows the feature comparison among three ASIP design approaches i.e. the LISA approach [4], Kumura's approach [5] and the Derivative ASIP approach. As shown in the table, the Derivative ASIP approach gains threefold benefit.…”

Section: Resultsmentioning

confidence: 99%

“…Therefore, the GCC source code must be premodified so that the assembly code generated by the <dasip>-gcc compiler must be compatible with LISA assembler. This is a benefit of our approach because in order to update the GCC compiler, we do not need to modify the GNU assembler, GNU linker and GNU debugger as what is done in Kumura's approach [5]. To generate an executable file for the Derivative ASIP processor, there are two ways.…”

Section: Derivative Asip Approachmentioning

confidence: 99%

“…In Ref. [5], it was mentioned that it took a day or less to write a new intrinsic function. However, this approach can not provide hardware implementation for the developed ASIP.…”

Section: Development Time Estimationmentioning

confidence: 99%

“…There is one approach proposed by Kumura et al [5] that reuses existing software development tool sets. Their concept is constructed based on the GCC toolchain [12].…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

A Method of Software Development Tool and Hardware Generation for ASIP with a Co-processor based on the Derivative ASIP Approach

Bejo

Isshiki

et al. 2014

Journal of Information Processing

View full text Add to dashboard Cite

Abstract:In this paper, a processor design method using the Derivative ASIP approach is introduced. The concept of Derivative ASIP is basically to develop an ASIP architecture based on existing GPP processor architecture in order to diminish the design effort and shorten the design time. In this approach, the base processor architecture can be enhanced with more co-processor/instruction extensions quickly since all the required development tools have been available for the base processor. In order to support the Derivative ASIP approach, a new tool called the Co-processor/Instruction Extension Generator Tool is developed. This tool generates complementary files suitable for updating the base processor architecture with co-processor/instruction extensions. A complete set of software development tools consisting of a compiler, assembler, disassembler, linker, debugger, simulator and also hardware implementation for the modified ASIP architecture can be generated automatically by using these complementary files. With our proposed tool, a new co-processor/instruction extension can be designed and added to the base architecture more easily. It contributes to the reduction of the architecture exploration time in the design stage. Derivative ARM ASIP architecture enhanced with instruction extensions for the AES algorithm and a co-processor for the fingerprint navigation algorithm is given to demonstrate the effectiveness of our approach.

show abstract

Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)

Imai

Takeuchi

Sakanushi

et al. 2010

IPSJ Transactions on System LSI Design Methodology

Self Cite

View full text Add to dashboard Cite

This paper introduces the concept and technology of Application-domain Specific Instruction-set Processor (ASIP). First, VLSI design trend over the decades is overviewed and processors are shown to be expected one of the main components in the System Level Design. Then, the advantage of ASIP over General Purpose Processor (GPP) and Application Specific Integrated Circuit (ASIC) is illustrated. Next, processor hardware description synthesis technology, application program development tool set generation technology, and processor architecture optimization technology are outlined. Then, as an ASIP development environment example, ASIP Meister is explained. Next, an application of ASIP to medical and healthcare is introduced. Finally, the possibility of ASIP as an important component of Multi Processor SoC (MPSoC) is discussed.

show abstract

Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors

Cited by 3 publications

References 13 publications

Retargeting Derivative-ASIP with Assembly Converter Tool

Retargeting Derivative-ASIP with Assembly Converter Tool

A Method of Software Development Tool and Hardware Generation for ASIP with a Co-processor based on the Derivative ASIP Approach

Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)

Contact Info

Product

Resources

About