2014
DOI: 10.15662/ijareeie.2014.0308078
|View full text |Cite
|
Sign up to set email alerts
|

Speed Control of Induction Motor Fed from Wind Turbine Using Genetic Algorithm

Abstract: This paper proposes a design of a speed control of three phase induction motor fed from wind turbine using genetic algorithm. The wind turbine acts as a prime-mover for doubly fed induction generator. To make the system stable, proper monitoring is required or sometimes an auxiliary system can also be a good option, which can support the primary system during undesirable conditions. The three phase induction motor has wide applications in industries due to its rugged construction, efficiency and low cost. Gene… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2015
2015
2022
2022

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 5 publications
0
3
0
Order By: Relevance
“…The outline design contains three input pins, the first pin is ap_clk used to inject the clock cycle through FPGA board, and the third pin ap_start used to inject the signal, where the output signal can be controlled by the output pin ap_idle to drive the motor through CMOS driver switching. Figure (10) shows the interior view of the schematic design hardware circuitry. The selected FPGA_SoC Arty7-35t board contains huge available resources such as DSP48, FF instance, FF registers beside other components.…”
Section: Programming Fpga_soc Using Fil Techniquementioning
confidence: 99%
See 1 more Smart Citation
“…The outline design contains three input pins, the first pin is ap_clk used to inject the clock cycle through FPGA board, and the third pin ap_start used to inject the signal, where the output signal can be controlled by the output pin ap_idle to drive the motor through CMOS driver switching. Figure (10) shows the interior view of the schematic design hardware circuitry. The selected FPGA_SoC Arty7-35t board contains huge available resources such as DSP48, FF instance, FF registers beside other components.…”
Section: Programming Fpga_soc Using Fil Techniquementioning
confidence: 99%
“…In fact, PID controller is unique for each application, and some implementations may use only one or two parameters such as PI, PD, P, I [7,8]. Control system performance is often estimated by applying a step signal to evaluate the step response characteristics in terms of dead time (td), rise time (tr), settling time (ts), and peak overshoot [9,10]. By contrast, tuning proportional gains of the controller should be appropriately tuned to obtain a desired closed-loop system performance [11][12][13].…”
Section: Introductionmentioning
confidence: 99%
“…Global optimization techniques have caught the attention in the field of controller parameter optimization [8]. Genetic algorithm (GA) is illustrated in [9][10][11][12][13] for speed control of IM despite the fact that this optimization technique requires a very long run time that may be several minutes or even several hours depending on the size of the system under study. Simulated annealing (SA) is introduced in [14] for optimal tuning of speed controllers, but this technique might fail by getting trapped in one of the local optimal.…”
Section: Introductionmentioning
confidence: 99%