Sr₂TMO₃ (TM: Ni, Co) Compounds with 1D TM—O Chains.

Abstract

Sr 2 TMO 3 (TM: Ni, Co) Compounds with 1D TM-O Chains. -Single-crystalline thin films of the title compounds with a one-dimensional TM-O chain structure are synthesized on a LaSrAlO4 substrate by a pulsed-laser deposition method employing a KrF excimer laser. Buffer layers of Sr2TiO4 and solid solution Sr2(Ti1-xSnx)O4 are used for the growth of Sr2NiO3 and Sr2CoO3 films, respectively. The samples are characterized by XRD, HRTEM, polarized absorption spectroscopy, and third-harmonic generation spectroscopy. Of the two films, Sr2NiO3 exhibits fairly large optical nonlinearity. These properties are indispensable for all-optical switching devices to be used in next-generation, high-speed fiber-optic networks. -(KAWASAKI*, M.; et al.;Adv.

Optimizing Spacer-to-Straggle Ratio in Underlap Double Gate MOSFETs for Low Voltage Analog and Digital Circuits

“…Any increase in s/σ beyond 2.8 will result in severe write-ability degradation as I wr reduces significantly. Therefore, s/σ between 2.0 and 2.8 is optimal for balancing the read/write requirements as it results in a maximum SNM and RNM of 145 mV and 245 mV respectively, and maximum I leak of 1 nA along with minimum I wr of 25 µA at V DD = 0.6 V The proposed SNM value ~ 130 mV at 0.6 V is comparable to those published in the literature (122 -172 mV) for DG/Fin FETs [12][13] for a wide range of gate lengths (20 -40 nm). SNM being the most cited SRAM performance metric, should always be compared along with I leak , RNM and I wr to evaluate the optimal design and minimize the read/write trade-offs.…”

Key Process Technologies for Fabrication of Sub-15nm FinFET and Reduction of Its Parasitic Resistance

“…Lg (nm) Also, fin height tuning is possible in a Bulk-Si FinFET (5). It is easy to adjust fin height by controlling SiO 2 recess thickness while fin height of SOI-FinFET is decided by SOI layer thickness at the very early stage of the process.…”

Independent-Double-Gate FinFET SRAM Technology

“…Especially, SRAM cell uses the smallest transistors and it suffered from the severe degradation in the stability. Therefore, many studies have been focusing on the FinFET SRAM technology to aggressively scale the SRAM cell while maintaining good circuit performance [3].…”