State retained dual‐ V _th feedback sleeper‐stack for leakage reduction

Abstract

With the advent of nanoscale devices, due to the problems of leakage power has grown enormously. Reducing leakage power is one of the main challenges in the design of low power circuits. This study presents a delay efficient circuit level leakage reduction technique, which uses dual-V th named 'Feedback Sleeper-Stack (FS-S)' for deep submicron (DSM) technology. FS-S is proposed in order to reduce leakage power dramatically while saving exact logic state. An analytical RC delay model of the FS-S is derived. Comparisons are then carried out in terms of leakage power, total power, delay, area, and power-delay product to the available leakage reduction techniques. 45 nm BSIM4 Predictive Technology Model parameters are used to estimate the changes in power and delay. FS-S is applied to three generic logic circuits to show that the proposed technique is suitable for general logic circuits. Results show that chain of four inverters, NAND3 gate, and C17 circuit with dual-V th FS-S give 15, 62, and 90% performance levels, respectively, over base case circuit under iso-area condition.