2020
DOI: 10.1109/jestpe.2019.2920715
|View full text |Cite
|
Sign up to set email alerts
|

Study of Current Density Influence on Bond Wire Degradation Rate in SiC MOSFET Modules

Abstract: His research interests include power devices, converter topologies and advanced controls for renewable energy based power systems. Dr. Li has published more than 200 peer-reviewed technical papers and holds over 30 issued/pending patents. Due to his excellent teaching and research contributions, Dr.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 39 publications
(5 citation statements)
references
References 40 publications
0
5
0
Order By: Relevance
“…Common package-level failures for devices mainly comprise bond-wire failures and solder fatigue [34], as shown in Figure 2. This type of failure primarily stems from thermo-mechanical stresses [35], relative humidity stresses [36], and high current density stresses [37] during device operation, with thermo-mechanical stresses being dominating. There are two main failure mechanisms of bond wires [40].…”
Section: Main Failure Modes and Characterization Parametersmentioning
confidence: 99%
“…Common package-level failures for devices mainly comprise bond-wire failures and solder fatigue [34], as shown in Figure 2. This type of failure primarily stems from thermo-mechanical stresses [35], relative humidity stresses [36], and high current density stresses [37] during device operation, with thermo-mechanical stresses being dominating. There are two main failure mechanisms of bond wires [40].…”
Section: Main Failure Modes and Characterization Parametersmentioning
confidence: 99%
“…The gate oxide layer degradation is the most significant failure for silicon carbide devices. The threshold voltage deviation caused by gate oxide layer degradation in the SiC MOSFET has attracted widespread attention from different scholars [25,26].…”
Section: Chip Failure Mechanismmentioning
confidence: 99%
“…CTE mismatch at bond-wire can cause bond-wire lift-off and heel crack, which increases on-resistance [41], [42]. In addition to the thermal cycle, a high drain-current can accelerate bond-wire aging by expanding the internal void in Al bond-wires [43], [44]. CTE mismatch at die attachment solder can increase the junction-to-case thermal resistance and change transient thermal response [45], [46] Surface Reconstruction (After Aging) [19] Stacking Fault (Cross Sectional PL Image) [31] Stacking Fault (Cross Sectional SEM Image) [31] Reconstruction of Metallization (Before Aging) [30] Reconstruction of Metallization (After Aging) [30] SiO2 Crack [32] DBC translates to plastic deformation at high junction temperatures [47], [48].…”
Section: Degradation Mechanisms and Accelerated Lifetime Tests Of Sic...mentioning
confidence: 99%