2002
DOI: 10.1116/1.1424279
|View full text |Cite
|
Sign up to set email alerts
|

Study of reverse annealing behaviors of p+/n ultrashallow junction formed using solid phase epitaxial annealing

Abstract: Solid phase epitaxial ͑SPE͒ annealing at low temperature has the advantage of high dopant activation and very little dopant diffusion. However, due to the low thermal budget engaged in SPE, a large amount of defects can exist in the area beyond the original interface of the crystal and the pre-amorphized layer. These defects may cause severe junction leakage. They may also cause dopant diffusion and deactivation in a following higher temperature process. This work studies the reverse annealing behaviors during… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

10
55
0

Year Published

2004
2004
2013
2013

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 56 publications
(65 citation statements)
references
References 1 publication
10
55
0
Order By: Relevance
“…To better understand the role of EOR Si interstitials in B deactivation and reactivation processes, we analyze the experimental data reported by Jin et al [5] We have simulated a 0.5 keV, 10 15 cm −2 B implant in silicon preamorphized by a 20 keV, 5 × 10 14 cm −2 Si implant, which amorphizes up to 32 nm. The samples were annealed at 550 • C for 40 min to regrow the amorphous layer, and followed by 10 s anneals at temperatures ranging from 550 to 950 • C. Fig.…”
Section: Resultsmentioning
confidence: 99%
See 4 more Smart Citations
“…To better understand the role of EOR Si interstitials in B deactivation and reactivation processes, we analyze the experimental data reported by Jin et al [5] We have simulated a 0.5 keV, 10 15 cm −2 B implant in silicon preamorphized by a 20 keV, 5 × 10 14 cm −2 Si implant, which amorphizes up to 32 nm. The samples were annealed at 550 • C for 40 min to regrow the amorphous layer, and followed by 10 s anneals at temperatures ranging from 550 to 950 • C. Fig.…”
Section: Resultsmentioning
confidence: 99%
“…3. Simulated and experimental [5] sheet resistance as a function of the annealing temperature for a 0.5 keV, 10 15 cm −2 B implant in preamorphized silicon, after10 s anneals performed after the regrowth of the amorphous layer. The simulated active B dose is also plotted, which is mostly proportional to the inverse of the sheet resistance.…”
Section: Resultsmentioning
confidence: 99%
See 3 more Smart Citations