Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.
DOI: 10.1109/cicc.2005.1568709
|View full text |Cite
|
Sign up to set email alerts
|

Substrate noise analysis and experimental verification for the efficient noise prediction of a digital PLL

Abstract: Abstract-Substrate noise is a major impediment to mixedsignal integration. This paper describes a CAD tool that can be used at any stage of the design cycle to estimate the substrate noise generated by large digital circuits. The results have been verified with substrate noise measurements on a 480 MHz digital PLL implemented in a 90 nm CMOS process on a high resistivity substrate.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
references
References 6 publications
0
0
0
Order By: Relevance