Surface structure of MOVPE-prepared As-modified Si(100) substrates

Bohlemann, Chris Yannic; Flötotto, Aaron; Paszuk, Agnieszka; Nandy, Manali; Großmann, Max; Romanyuk, Oleksandr; Hanke, Kai Daniel; Gieß, Aaron; Kleinschmidt, Peter; Runge, Erich; Hannappel, Thomas

doi:10.1016/j.apsusc.2024.160879

Applied Surface Science

2024

DOI: 10.1016/j.apsusc.2024.160879

|View full text |Cite

Surface structure of MOVPE-prepared As-modified Si(100) substrates

Chris Yannic Bohlemann,

Aaron Flötotto,

Agnieszka Paszuk

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 60 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Large-area single-crystal indium phosphide laterally grown on patterned silicon-on-insulator

Li,

Xue,

et al. 2024

APL Materials

View full text Add to dashboard Cite

Selective area heteroepitaxy provides an alternate solution for the monolithic integration of high-performance III-V lasers on Si with effective management of crystalline defects. Here, we report large-area single-crystal InP grown on (001) patterned silicon-on-insulator (SOI) wafers using the lateral aspect ratio trapping (LART) method by metal-organic chemical vapor deposition. The InP grown on SOI features a length of hundreds of micrometers and a width of up to 8.5 μm with an “in-plane” configuration. Based on fine-tuned growth conditions, especially in the InP nucleation layer on the Si interface, crystalline defects have been minimized resulting in large-area high-quality materials for active devices. Growth mechanisms describing each stage of epitaxy are presented to explain the difference of lateral growth in small and large material volumes. Comprehensive material characterizations and device implementations were performed on the InP/SOI to characterize its viability as an integration platform for photonics. III-V lasers with micro-cavity and Fabry–Perot cavity were fabricated and statistically analyzed to demonstrate the feasibility of providing photonic function. Attaining large-area InP/SOI addresses the bottleneck of limited III-V material volume in selective epitaxy leading to a critical step toward monolithic integration of III-V on Si. Furthermore, the high-quality InP/SOI could serve as a mini template for regrowth to construct various photonic building blocks. Large-area and high-quality III-V on SOI here ensure LART as an easy, flexible, and tolerable method for the potential realization of fully integrated Si photonics.

show abstract

Large-area single-crystal indium phosphide laterally grown on patterned silicon-on-insulator

Li,

Xue,

et al. 2024

APL Materials

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Surface structure of MOVPE-prepared As-modified Si(100) substrates

Cited by 1 publication

References 60 publications

Large-area single-crystal indium phosphide laterally grown on patterned silicon-on-insulator

Large-area single-crystal indium phosphide laterally grown on patterned silicon-on-insulator

Contact Info

Product

Resources

About