Synchronization Analysis of Networks of Self-Sampled All-Digital Phase-Locked Loops

Abstract

Abstract-This paper analyses the stability of the synchronized state in Cartesian networks of identical all-digital phase-locked loops (ADPLLs) for clock distribution applications. Such networks consist in Cartesian grids of digitally-controlled oscillator nodes, where each node communicates only with its nearest neighbors. Under certain conditions, we show that the whole network may synchronize both in phase and frequency. A key aspect of this study lies in the fact that, in the absence of an absolute reference clock, the loop-filter in each ADPLL is operated on the irregular rising edges of the local oscillator and consequently, does not use the same operands depending on whether the local clock is leading or lagging. Under simple assumptions, these networks of so-called "self-sampled" all-digital phase-locked-loops (SS-ADPLLs) can be described as piecewiselinear systems, the stability of which is notoriously difficult to establish, The main contribution of this paper is a simple design rule that must be met by the coefficients of each loop-filter in order to achieve synchronization in a Cartesian network of arbitrary size. Transient simulations indicate that this necessary synchronization condition may also be sufficient for a specific (but important) class of SS-ADPLLs. A synthesis of the different approaches that have been conducted in the study of the synchronization of SS-ADPLLs is also done.

Parameter-dependent PWQ Lyapunov function stability criteria for uncertain piecewise linear systems

“…The proposed technique is putting together the LMI conditions for PWA dynamics with those for uncertain dynamics. We provide the proof of robust stability for the proposed LMI conditions and apply the obtained results for a challenging problem, the stability of a PLL systems Akre et al (2012). Finally we point to the generalization of the theoretic results to PWA systems with linear time-varying parameter dependence.…”

“…A PWL system related to a Phase Locked Loop system Akre et al (2012) will be considered for the numerical illustration. The dynamics are defined by…”

A reconfigurable distributed architecture for clock generation in large many-core SoC

“…These properties together with high dimension of the system make an exact analysis extremely difficult. Two studies partially addressed the stability of the system, under simplifying hypotheses of absence of the level quantization [11] [12]. The domain of validity of the studies are explained in Fig.…”

Distributed clock generator for synchronous SoC using ADPLL network

“…The paramount question about the stability of such a complex dynamical system was addressed in theoretical studies through control theory tools [3], [4]. A formal proof of stability, together with an algorithm of choice of the block parameter was proposed.…”

“…The proof-of-concept chip generating 1-2.5 GHz clock is implemented in 65 nm CMOS technology. The theoretical basis for this system was provided by the studies [2], [3], [4], while the only silicon implementation of this concept employed a network of analog PLLs [5].…”