2014 International Radar Conference 2014
DOI: 10.1109/radar.2014.7060455
|View full text |Cite
|
Sign up to set email alerts
|

Synthetic aperture radar with backprojection: A scalable, platform independent architecture for exhaustive FPGA resource utilization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2016
2016
2023
2023

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 11 publications
(5 citation statements)
references
References 10 publications
0
5
0
Order By: Relevance
“…4 show that 59 % of the time is spent executing the kernels while 33 % of the time is used for memory operations. To improve this, a doublebuffering scheme similar to the one employed in the FPGA implementation could be used [22].…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…4 show that 59 % of the time is spent executing the kernels while 33 % of the time is used for memory operations. To improve this, a doublebuffering scheme similar to the one employed in the FPGA implementation could be used [22].…”
Section: Resultsmentioning
confidence: 99%
“…3) FPGA Implementation: As a final comparison we used a dedicated FPGA implementation for Backprojection processing [22]. It runs on a Xilinx ZCU102 evaluation board, featuring a Zynq UltraScale+ XCZU9EG-2FFVB1156 MPSoC fabricated in TSMC's 16FinFET+ process.…”
Section: B Reference Platformsmentioning
confidence: 99%
“…Cholewa et al present the implementation of the backprojection algorithm using the Unified Emulation Framework (UEMU) [45]. This framework allows the development of hardware for different devices, such as software-defined radio (SDR) platforms, FPGA and application-specific integrated circuits (ASIC).…”
Section: Hardware Acceleratorsmentioning
confidence: 99%
“…Similar result was reported by [47] using the polar format algorithm. On the other hand, backprojection generates images with higher quality but for the same image size [45] required more than 35× of the execution time.…”
Section: Hardware Acceleratorsmentioning
confidence: 99%
“…Cholewa et al [21] developed a BP module to generate one line of the final image at a time, looping over all pulses for each line. The results obtained show that the implementation scales almost linearly with the parallelization factor.…”
Section: Related Workmentioning
confidence: 99%