International Conference on Radar Systems (Radar 2017) 2017
DOI: 10.1049/cp.2017.0494
|View full text |Cite
|
Sign up to set email alerts
|

Synthetic aperture radar with fast factorized backprojection: a scalable, platform independent architecture for exhaustive FPGA resource utilization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
6
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(6 citation statements)
references
References 0 publications
0
6
0
Order By: Relevance
“…Such a reconstruction could take hours using a standard workstation [UHS03]. Nevertheless, this algorithm can be parallelized using, for example, a field programmable gate array (FPGA) [Cho+17]. We discuss in Chap.…”
Section: Synthetic Aperture Radarmentioning
confidence: 99%
See 2 more Smart Citations
“…Such a reconstruction could take hours using a standard workstation [UHS03]. Nevertheless, this algorithm can be parallelized using, for example, a field programmable gate array (FPGA) [Cho+17]. We discuss in Chap.…”
Section: Synthetic Aperture Radarmentioning
confidence: 99%
“…The main disadvantage of the GBP is its high computational costs of O(N 3 ), where N measured range profiles are projected onto an image with N×N pixels. One way to reduce computational time is to reconstruct only a relatively small image or to parallelize the computations using, for example, a field programmable gate array (FPGA) [Cho+17]. In Chap.…”
Section: Global Backprojectionmentioning
confidence: 99%
See 1 more Smart Citation
“…Even though most of the accelerated BP algorithms are modified from the traditional BP algorithm, few methods use hardware acceleration from devices like General Purpose Graphics Processing Unit (GPGPU) [31]- [34] and Field Programmable Gate Arrays (FPGA) [35], [36]. Since the BP algorithm is highly parallelizable, accelerators can execute multiple operations simultaneously to reduce the processing time significantly.…”
Section: Yegulalp Et Al Introduces a Fast Back Projection (Fbp)mentioning
confidence: 99%
“…Even though most of the accelerated BP algorithms are modified from the traditional BP algorithm, few methods use hardware acceleration from devices like General Purpose Graphics Processing Unit (GPGPU) [27]- [30] and Field Programmable Gate Arrays (FPGA) [31], [32]. Since the BP algorithm is highly parallelizable, accelerators can execute multiple operations simultaneously to reduce the processing time significantly.…”
Section: Introductionmentioning
confidence: 99%