2007
DOI: 10.1109/dac.2007.375287
|View full text |Cite
|
Sign up to set email alerts
|

System-on-Chip Power Management Considering Leakage Power Variations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2010
2010
2012
2012

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…In a recent work [15], the authors propose a method to optimize the power management policy of a System-On-Chip (SOC) statistically across all chips taking process variations into account and its effect on leakage power. Further, they suggest approaches to adapt the policy on a chip by chip basis.…”
Section: Introductionmentioning
confidence: 99%
“…In a recent work [15], the authors propose a method to optimize the power management policy of a System-On-Chip (SOC) statistically across all chips taking process variations into account and its effect on leakage power. Further, they suggest approaches to adapt the policy on a chip by chip basis.…”
Section: Introductionmentioning
confidence: 99%
“…In a recent work [12], the authors propose a method to optimize the power management policy of an SOC statistically across all chips taking process variations into account and its effect on leakage power. Further, they suggest approaches to tweak the policy on a chip by chip basis.…”
Section: Introductionmentioning
confidence: 99%