Teaching FPGA-based systems

Skliarova, Iouliia; Sklyarov, Valery; Sudnitson, Alexander; Kruus, Margus

doi:10.1109/educon.2014.6826133

Cited by 6 publications

(3 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Each flip-flop has inputs D (informational inputs), Start and Clock. The pulse Start loads the code K(a 1 ) of the initial state into the RG (Skliarova et al, 2012). Each transition is reduced to replacing the RG contents.…”

Section: Background Of Lut-based Fsmsmentioning

confidence: 99%

Improving the LUT count for Mealy FSMs with transformation of output collections

Barkalov,

Titarenko,

Mazurkiewicz

2022

International Journal of Applied Mathematics and Computer Scien

View full text Add to dashboard Cite

A method is proposed which aims at reducing the number of LUTs in the circuits of FPGA-based Mealy finite state machines (FSMs) with transformation of collections of outputs into state codes. The reduction is achieved due to the use of two-component state codes. Such an approach allows reducing the number of state variables compared with FSMs based on extended codes. There are exactly three levels of LUTs in the resulting FSM circuit. Each partial function is represented by a single-LUT circuit. The proposed method is illustrated with an example of synthesis. The experiments were conducted using standard benchmarks. They show that the proposed method produces FSM circuits with significantly smaller LUT counts compared with those produced by other investigated methods (Auto and One-hot of Vivado, JEDI, and transformation of output collection codes into extended state codes). The LUT count is decreased by, on average, from 9.86% to 59.64%. The improvement of the LUT count is accompanied by a slightly improved performance. The maximum operating frequency is increased, on average, from 2.74% to 12.93%. The advantages of the proposed method become more pronounced with increasing values of FSM inputs and state variables.

show abstract

Section: Background Of Lut-based Fsmsmentioning

confidence: 99%

Improving the LUT count for Mealy FSMs with transformation of output collections

Barkalov,

Titarenko,

Mazurkiewicz

2022

International Journal of Applied Mathematics and Computer Scien

View full text Add to dashboard Cite

show abstract

“…Our university has a long tradition in teaching reconfigurable digital design based on FPGAs and Programmable Systems-on-Chip (PSoC) [7][8][9][10][11][12]. Modern FPGA and PSoC devices contain traditional reconfigurable logic enhanced with numerous embedded components, such as multi-core processors, graphics processing units, digital signal processing slices, memories, transceivers, etc.…”

Section: Introductionmentioning

confidence: 99%

“…Consequently, FPGA and PSoC enable highly parallel fast hardware to be designed much like software because the desired functions and interconnections are implemented through reconfiguration (by uploading a configuration file to the relevant microchip). Thus, students are capable to design, implement, and test complex systems in a classroom that is not equipped with expensive devices [7].…”

Section: Introductionmentioning

confidence: 99%

Project-Based Learning and Evaluation in an Online Digital Design Course

Skliarova

2021

Electronics

Self Cite

View full text Add to dashboard Cite

This paper reports an experience of an abrupt shift from traditional teaching to distance learning within a course on digital system design using programmable logic platforms. The course organization and evaluation model had to be modified on the fly due to the COVID-19 pandemic. The adopted teaching and assessment methodology puts a strong focus on the laboratory component, assigning a very significant weight to project-based evaluation. As the access to laboratory equipment was cut, all the previously accumulated experience had to be modified and adapted to new circumstances. The paper discusses teaching methods employed within the course and analyzes in detail a project-based evaluation accentuated on modeling of a simplified processor. The advantages and drawbacks of the reported teaching methods are appointed. Possible design extensions are also suggested, which permit assigning the same core project to different students. We believe that the proposed project is a valuable instructional tool, in particular, for remote learning/assessment.

show abstract