Test compression and logic BIST at your fingertips

Abstract

This paper describes two Design-For-Test (DFT) methods that provide flexibility in order to achieve desired test cost reduction goal using embedded scan compression and Logic Built-In Self-Test (BIST). In some applications, one method can be used in conjunction with the other.