2007
DOI: 10.1016/j.sysarc.2007.02.006
|View full text |Cite
|
Sign up to set email alerts
|

Test data compression scheme based on variable-to-fixed-plus-variable-length coding

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2010
2010
2024
2024

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 15 publications
(3 citation statements)
references
References 41 publications
0
3
0
Order By: Relevance
“…Researches about reducing test data volume fall into three aspects: Built-in Self-test (BIST) [1][2], test set compact [3], and test data compression [4][5][6][7][8]. Using BIST circuitry can reduce the test data volume, but the area overhead is not negligible [3] and the fault coverage of pseudorandom is also limited because many digital circuits contain Random Resistant Fault [6]. The target of test set compaction is to reduce the number of test vectors and achieve the same fault coverage, this technology does not introduce additional hardware overhead, but the coverage of unmolded defects is decreased.…”
Section: A Related Workmentioning
confidence: 99%
“…Researches about reducing test data volume fall into three aspects: Built-in Self-test (BIST) [1][2], test set compact [3], and test data compression [4][5][6][7][8]. Using BIST circuitry can reduce the test data volume, but the area overhead is not negligible [3] and the fault coverage of pseudorandom is also limited because many digital circuits contain Random Resistant Fault [6]. The target of test set compaction is to reduce the number of test vectors and achieve the same fault coverage, this technology does not introduce additional hardware overhead, but the coverage of unmolded defects is decreased.…”
Section: A Related Workmentioning
confidence: 99%
“…In 2007, Zhan et al [22] proposed a test data compression based on fixed-plusvariable-length (FPVL) coding. This scheme divides code word into two parts: fixed-length head section and variablelength tail section.…”
Section: Fixed-plus-variable-lengthmentioning
confidence: 99%
“…While testing, the compressed test vectors are sent to the decompressed circuit on the chip through test equipment, and through the decompression circuit, restore the test vectors whose corresponding specified position is the same with original test vectors, and applied it to tested circuit to complete the test. According to the original data and compressed data's volume's change relationship, Coding based compression technology can be divided into five categories: fixed-length to fixed-length coding method [3] , fixedlength to variable-length coding method [4,5] , variable-length to fixed-length coding method [6] , variablelength to variable-length coding method [7][8][9][10][11] , and mixed method of fixed and variable length [12][13][14] . This technique's advantages are independent of test circuit, and can operate directly on the test set, without the need to understand the internal structure of the test circuit.…”
Section: Introductionmentioning
confidence: 99%