2016
DOI: 10.1117/12.2249137
|View full text |Cite
|
Sign up to set email alerts
|

Test systems of the STS-XYTER2 ASIC: from wafer-level to in-system verification

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
6
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(6 citation statements)
references
References 6 publications
0
6
0
Order By: Relevance
“…Micropogo probe testing fixtures have been used for ASIC testing across many architectures. [10][11][12] Micropogo probes are conductive, spring-loaded contacts that make temporary connections to the NuASIC. The test socket is composed of the micropogo probes and a probe guide, which are depicted in Fig.…”
Section: Nuasics Testing Requirements and Ats Designmentioning
confidence: 99%
“…Micropogo probe testing fixtures have been used for ASIC testing across many architectures. [10][11][12] Micropogo probes are conductive, spring-loaded contacts that make temporary connections to the NuASIC. The test socket is composed of the micropogo probes and a probe guide, which are depicted in Fig.…”
Section: Nuasics Testing Requirements and Ats Designmentioning
confidence: 99%
“…Testing all produced ASICs, assembled Front End Boards (FEBs), and full modules is the essential quality verification step in the production process [6,7]. The whole testing process will include testing of approx.…”
Section: Motivation For Tester Developmentmentioning
confidence: 99%
“…The complete test procedure is relatively complex [7] and requires a possibility to control the tested ASICs from the software, receive and analyze the collected hit data.…”
Section: Motivation For Tester Developmentmentioning
confidence: 99%
“…Testing all produced ASICs, assembled FEBs, and full modules is the essential quality verification step in the production process [8,9]. The SMX contains complex analog [10] and digital [11] functionality controlled via a rich set of registers accessible with a dedicated Hit Control Transfer Synchronous Protocol (HCTSP) [12].…”
Section: Motivation For Tester Developmentmentioning
confidence: 99%
“…The complete test procedure is relatively complex [9] and requires a possibility to control the tested ASICs from the software, receive and analyze the collected hit data. The simplest approach would be to use for tests a part of the full prototype readout chain.…”
Section: Motivation For Tester Developmentmentioning
confidence: 99%