2017
DOI: 10.1088/1674-4926/38/9/095003
|View full text |Cite
|
Sign up to set email alerts
|

The analytical model for crosstalk noise of current-mode signaling in coupled RLC interconnects of VLSI circuits

Abstract: With the continuous advancement of semiconductor technology, the interconnects crosstalk has had a great influence on the performances of VLSI circuits. To date, most of the research about the interconnects of VLSI circuits focus on the voltage-mode signaling (VMS) scheme while the current-mode signaling (CMS) scheme is rarely analyzed. First of all, an equivalent circuit model of two-line coupled interconnects is presented in this paper, which is applicable to both the CMS and VMS schemes. The coupling capaci… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
5
2

Relationship

2
5

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 13 publications
0
3
0
Order By: Relevance
“…This section investigates the impacts of different dielectric materials on crosstalk delay, transfer gain, and noise output signal of coupled MLGNR interconnect at global level of 7 nm technology node. All geometrical and physical electrical parameters were extracted from references [33,34] In general, the sizes of driver and load are 100 times larger than that of the minimum-sized gate at global level (100 µm ≤ L gnr ≤ 10 mm) interconnects [35], then their values can be rewritten as, R d ' = R d /100, C d ' = C d × 100 and C l ' = C l × 100. All the numerical simulation results presented in the next section were obtained by carrying out the MATLAB R2013a.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…This section investigates the impacts of different dielectric materials on crosstalk delay, transfer gain, and noise output signal of coupled MLGNR interconnect at global level of 7 nm technology node. All geometrical and physical electrical parameters were extracted from references [33,34] In general, the sizes of driver and load are 100 times larger than that of the minimum-sized gate at global level (100 µm ≤ L gnr ≤ 10 mm) interconnects [35], then their values can be rewritten as, R d ' = R d /100, C d ' = C d × 100 and C l ' = C l × 100. All the numerical simulation results presented in the next section were obtained by carrying out the MATLAB R2013a.…”
Section: Resultsmentioning
confidence: 99%
“…minimum-sized gate at global level (100 µm ≤ Lgnr ≤ 10 mm) interconnects [35], then their values can be rewritten as, Rd' = Rd/100, Cd' = Cd × 100 and Cl' = Cl × 100. All the numerical simulation results presented in the next section were obtained by carrying out the MATLAB R2013a.…”
Section: Resultsmentioning
confidence: 99%
“…The geometrical and physical parameters are extracted from [3], [37] [38], the sizes of driver and load are usually 100 times greater than that of the minimum-size gate [6], then their values can be redefined as,…”
Section: Casementioning
confidence: 99%