The Design of a Frequency Domain Interference Excision Processor Using Field Programmable Gate Arrays

Abstract

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing this collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden to

The Design and Development of a Radio Frequency (RF) Watermarking Signature

“…IFGC's FPGA testbed was successfully developed under a previous in-house effort [7]. The design flow developed under that effort, and used for this effort, can be seen in figure 2.2-1.…”

“…Under the pervious in-house effort [7], a specialized FPGA board was purchased from a Xilinx 'partner' company, GV & Associates, Inc [8]. The GVA-350, pictured in figure 2.3-2, is referred to as a "Virtex-II Hardware Accelerator".…”