2010 3rd International Congress on Image and Signal Processing 2010
DOI: 10.1109/cisp.2010.5646178
|View full text |Cite
|
Sign up to set email alerts
|

The design of parallelized BCH codec

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2013
2013
2015
2015

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 8 publications
0
2
0
Order By: Relevance
“…Typically, the encoder is implemented as a linear feedback shift register (LFSR) where the coefficients of g ( x ) represent the taps of the feedback [4, 16–18]. However, for the decoding of the GC code, we require a fast encoding procedure, because the encoder is active in every re‐encoding step.…”
Section: Code Componentsmentioning
confidence: 99%
See 1 more Smart Citation
“…Typically, the encoder is implemented as a linear feedback shift register (LFSR) where the coefficients of g ( x ) represent the taps of the feedback [4, 16–18]. However, for the decoding of the GC code, we require a fast encoding procedure, because the encoder is active in every re‐encoding step.…”
Section: Code Componentsmentioning
confidence: 99%
“…In order to decode a received word r ( x ), first the syndrome S ( x ) is calculated by processing the entire received word r ( x ) Si=rfalse(αi+1false),1emi=0,,2t1 Similar to the encoder, the syndrome calculation is usually implemented using an LFSR [4, 17, 18]. Again, we use a direct implementation that requires only one cycle.…”
Section: Code Componentsmentioning
confidence: 99%