2021
DOI: 10.1109/led.2021.3088388
|View full text |Cite
|
Sign up to set email alerts
|

The Impacts of Ferroelectric and Interfacial Layer Thicknesses on Ferroelectric FET Design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
9

Relationship

1
8

Authors

Journals

citations
Cited by 24 publications
(4 citation statements)
references
References 20 publications
0
4
0
Order By: Relevance
“…And it has been widely used in the judicial procedures of many sports events. In order to improve the level of sports competition, more and more countries continue to apply new technologies to sports competitions [19]. The clear 3D animation display, the rapid response within a few seconds, and the pressure line or out-of-bounds gap accurate to the millimeter are all showing the world the convenience and precision that high-tech brings us.…”
Section: Introductionmentioning
confidence: 99%
“…And it has been widely used in the judicial procedures of many sports events. In order to improve the level of sports competition, more and more countries continue to apply new technologies to sports competitions [19]. The clear 3D animation display, the rapid response within a few seconds, and the pressure line or out-of-bounds gap accurate to the millimeter are all showing the world the convenience and precision that high-tech brings us.…”
Section: Introductionmentioning
confidence: 99%
“…The asymmetric hysteresis loop in the positive and negative directions is due to the different electrode materials in terms of the work function of the p + Si bottom electrode and the W top electrode. As is well known, the absence of an interfacial layer is of vital importance for good ferroelectric function, due to the fact that the interfacial layer acts as the barrier which inhibits ferroelectric switching [26]. Interestingly, the capacitor with the TiN electrode, lacking an interfacial layer, exhibits remanent polarization smaller than that with a ZrO 2 interfacial layer.…”
Section: Resultsmentioning
confidence: 99%
“…FEFET technology faces a critical challenge with respect to its write voltage, i.e., the voltage required to switch ferroelectric polarization in the FEFET structure. State-of-the art, Si-based FEFETs require at least 3–6 V for deterministic switching. Conversely, for compatibility with logic circuits in embedded applications, the write voltage needs to be decreased below 1.5 V . This challenge arises in part because during the deposition of the ferroelectric layer on Si in the standard transistor fabrication processes, an interfacial SiO 2 layer forms.…”
Section: Introductionmentioning
confidence: 99%